Total properties:
19
|
|
Patent #:
|
|
Issue Dt:
|
07/30/1996
|
Application #:
|
08394607
|
Filing Dt:
|
02/27/1995
|
Title:
|
METHOD FOR FORMING AN OXYNITRIDE FILM IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/1997
|
Application #:
|
08772851
|
Filing Dt:
|
12/24/1996
|
Title:
|
FABRICATION METHOD OF SEMICONDUCTOR MEMORY DEVICE CONTAINING CMOS TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/07/2003
|
Application #:
|
08824879
|
Filing Dt:
|
03/26/1997
|
Title:
|
METHOD FOR FORMING AN OXYNITRIDE FILM IN A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
09892550
|
Filing Dt:
|
06/28/2001
|
Publication #:
|
|
Pub Dt:
|
02/14/2002
| | | | |
Title:
|
SELF REFRESH CIRCUIT FOR SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/11/2003
|
Application #:
|
10005877
|
Filing Dt:
|
12/07/2001
|
Publication #:
|
|
Pub Dt:
|
06/27/2002
| | | | |
Title:
|
CIRCUIT AND METHOD FOR CONTROLLING BUFFERS IN SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2004
|
Application #:
|
10024366
|
Filing Dt:
|
12/21/2001
|
Publication #:
|
|
Pub Dt:
|
03/20/2003
| | | | |
Title:
|
LOW POWER SEMICONDUCTOR MEMORY DEVICE HAVING A NORMAL MODE AND A PARTIAL ARRAY SELF REFRESH MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2003
|
Application #:
|
10033989
|
Filing Dt:
|
12/28/2001
|
Title:
|
DUTY CORRECTION CIRCUIT AND A METHOD OF CORRECTING A DUTY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2004
|
Application #:
|
10034504
|
Filing Dt:
|
12/28/2001
|
Publication #:
|
|
Pub Dt:
|
04/10/2003
| | | | |
Title:
|
METHOD OF MANUFACTURING A CONTACT PLUG FOR A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2003
|
Application #:
|
10035082
|
Filing Dt:
|
12/28/2001
|
Publication #:
|
|
Pub Dt:
|
07/04/2002
| | | | |
Title:
|
DUTY CYCLE CORRECTION CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2004
|
Application #:
|
10247398
|
Filing Dt:
|
09/19/2002
|
Publication #:
|
|
Pub Dt:
|
03/27/2003
| | | | |
Title:
|
METHOD FOR FABRICATING CAPACITORS IN SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/18/2005
|
Application #:
|
10331724
|
Filing Dt:
|
12/31/2002
|
Publication #:
|
|
Pub Dt:
|
10/02/2003
| | | | |
Title:
|
METHOD FOR FORMING CONTACT PLUG IN SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2005
|
Application #:
|
10638994
|
Filing Dt:
|
08/11/2003
|
Publication #:
|
|
Pub Dt:
|
05/20/2004
| | | | |
Title:
|
DUTY CYCLE CORRECTION CIRCUIT AND DELAY LOCKED LOOP HAVING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2005
|
Application #:
|
10653578
|
Filing Dt:
|
09/02/2003
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
HIGH VOLTAGE SUPPLY CIRCUIT AND A METHOD OF SUPPLYING HIGH VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/03/2006
|
Application #:
|
10875387
|
Filing Dt:
|
06/25/2004
|
Publication #:
|
|
Pub Dt:
|
05/05/2005
| | | | |
Title:
|
DATA OUTPUT CONTROL CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10877038
|
Filing Dt:
|
06/24/2004
|
Publication #:
|
|
Pub Dt:
|
05/12/2005
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE FOR CONTROLLING WRITE RECOVERY TIME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2007
|
Application #:
|
10879274
|
Filing Dt:
|
06/30/2004
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
MEMORY APPARATUS HAVING MULTI-PORT ARCHITECTURE FOR SUPPORTING MULTI PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10880381
|
Filing Dt:
|
06/29/2004
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
WRITE CIRCUIT OF DOUBLE DATA RATE SYNCHRONOUS DRAM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11478084
|
Filing Dt:
|
06/30/2006
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
Title:
|
ON-DIE TERMINATION APPARATUS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11502920
|
Filing Dt:
|
08/11/2006
|
Publication #:
|
|
Pub Dt:
|
11/08/2007
| | | | |
Title:
|
PMOS TRANSISTOR OF SEMICONDUCTOR DEVICE, SEMICONDUCTOR DEVICE COMPRISING THE SAME, AND METHOD FOR MANUFACTURING THE SAME
|
|