Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 012706/0403 | |
| Pages: | 5 |
| | Recorded: | 03/11/2002 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10010030
|
Filing Dt:
|
11/30/2001
|
|
Publication #:
|
|
Pub Dt:
|
06/05/2003
| | | | |
|
Title:
|
Emulation of memory clock enable pin and use of chip select for memory power control
|
|
|
Assignee
|
|
|
|
|
| 2200 MISSION COLLEGE BLVD. |
| SANTA CLARA, CALIFORNIA 95052 |
|
|
Correspondence name and address
|
| |
BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP
|
| |
JOHN PATRICK WARD
|
| |
12400 WILSHIRE BOULEVARD, 7TH FLOOR
|
| |
LOS ANGELES, CALIFORNIA 90025
|
Search Results as of:
06/06/2024 09:14 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
