Total properties:
12
|
|
Patent #:
|
|
Issue Dt:
|
07/25/1995
|
Application #:
|
08217001
|
Filing Dt:
|
03/23/1994
|
Title:
|
ADDRESSING METHOD AND APPARATUS FOR A COMPUTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/1996
|
Application #:
|
08317440
|
Filing Dt:
|
10/04/1994
|
Title:
|
INTERFACE AND LOOPBACK CIRCUIT FOR CHARACTER BASED COMPUTER PERIPHERAL DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/1997
|
Application #:
|
08522011
|
Filing Dt:
|
08/31/1995
|
Title:
|
POWER REDUCTION TECHNIQUE FOR CURRENT MODE DIGITAL-TO-ANALOG CONVERTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/1997
|
Application #:
|
08580402
|
Filing Dt:
|
12/28/1995
|
Title:
|
INTEGRATED CIRCUIT FOR AUTOMATIC DETERMINATION OF PCI SIGNALING ENVIRONMENT - EITHER 3.3V OR 5V
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09102205
|
Filing Dt:
|
06/22/1998
|
Title:
|
INTEGRATED LAN CONTROLLER AND WEB SERVER CHIP
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2002
|
Application #:
|
09183864
|
Filing Dt:
|
10/30/1998
|
Title:
|
DETERMINISTIC ERROR NOTIFICATION AND EVENT REORDERING MECHANISM PROVID A HOST PROCESSOR TO ACCESS COMPLETE STATE INFORMATION OF AN INTERFACE CONTROLLER FOR EFFICIENT ERROR RECOVERY
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2001
|
Application #:
|
09292273
|
Filing Dt:
|
04/15/1999
|
Title:
|
DYNAMICALLY SIZE CONFIGURABLE DATA BUFFER FOR DATA CACHE AND PREFETCH CACHE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2007
|
Application #:
|
09847765
|
Filing Dt:
|
05/01/2001
|
Publication #:
|
|
Pub Dt:
|
11/07/2002
| | | | |
Title:
|
METHOD AND SYSTEM FOR ROUTING PACKETS THROUGH A NETWORK BY EMPLOYING GEOGRAPHICAL POSITION DATA
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2007
|
Application #:
|
10000998
|
Filing Dt:
|
11/30/2001
|
Publication #:
|
|
Pub Dt:
|
06/05/2003
| | | | |
Title:
|
DIFFERENTIAL DRIVE CIRCUIT AND METHOD FOR GENERATING AN A.C. DIFFERENTIAL DRIVE SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/2004
|
Application #:
|
10354276
|
Filing Dt:
|
01/30/2003
|
Title:
|
INP BASED HIGH TEMPERATURE LASERS WITH INASP QUANTUM WELL LAYERS AND BARRIER LAYERS OF GAX(ALLN)1-XP
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
10616214
|
Filing Dt:
|
07/08/2003
|
Publication #:
|
|
Pub Dt:
|
01/13/2005
| | | | |
Title:
|
PAM-4 DATA SLICER HAVING SYMMETRICAL OFFSET
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10799047
|
Filing Dt:
|
03/11/2004
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
Title:
|
Register access protocol for multi processor systems
|
|