skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:006650/0410   Pages: 8
Recorded: 08/16/1993
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 32
1
Patent #:
5015800
Issue Dt:
05/14/1991
Application #:
07454022
Filing Dt:
12/20/1989
Title:
MINIATURE CONTROLLED-IMPEDANCE TRANSMISSION LINE CABLE AND METHOD OF MANUFACTURE
2
Patent #:
5197130
Issue Dt:
03/23/1993
Application #:
07459083
Filing Dt:
12/29/1989
Title:
CLUSTER ARCHITECTURE FOR A HIGHLY PARALLEL SCALAR/VECTOR MULRIPROCESSOR SYSTEM
3
Patent #:
5208914
Issue Dt:
05/04/1993
Application #:
07535786
Filing Dt:
06/11/1990
Title:
METHOD AND APPARATUS FOR NON-SEQUENTIAL RESOURCE ACCESS
4
Patent #:
5041903
Issue Dt:
08/20/1991
Application #:
07535837
Filing Dt:
06/11/1990
Title:
VERTICAL SEMICONDUCTOR INTERCONNECTION METHOD AND STRUCTURE
5
Patent #:
5253359
Issue Dt:
10/12/1993
Application #:
07535901
Filing Dt:
06/11/1990
Title:
CONTROL AND MAINTENANCE SUBSYSTEM NETWORK FOR USE WITH A MULTIPROCESSOR COMPUTER SYSTEM
6
Patent #:
5168547
Issue Dt:
12/01/1992
Application #:
07536182
Filing Dt:
06/11/1990
Title:
DISTRIBUTED ARCHITECTURE FOR INPUT/OUTPUT FOR A MULTIPROCESSOR SYSTEM
7
Patent #:
5239629
Issue Dt:
08/24/1993
Application #:
07536192
Filing Dt:
06/11/1990
Title:
DEDICATED CENTRALIZED SIGNALING MECHANISM FOR SELECTIVELY SIGNALING DEVICES IN A MULTIPROCESSOR SYSTEM
8
Patent #:
5175862
Issue Dt:
12/29/1992
Application #:
07536197
Filing Dt:
06/11/1990
Title:
METHOD AND APPARATUS FOR A SPECIAL PURPOSE ARITHMETIC BOOLEAN UNIT
9
Patent #:
5165038
Issue Dt:
11/17/1992
Application #:
07536198
Filing Dt:
06/11/1990
Title:
GLOBAL REGISTERS FOR A MULTIPROCESSOR SYSTEM
10
Patent #:
5293626
Issue Dt:
03/08/1994
Application #:
07536270
Filing Dt:
06/08/1990
Title:
CLOCK DISTRIBUTION APPARATUS AND PROCESSES USING ELECTRICAL AND OPTICAL DELAY LINES PARTICULARLY USEFUL IN MULTIPROCESSOR SYSTEMS
11
Patent #:
5251097
Issue Dt:
10/05/1993
Application #:
07536395
Filing Dt:
06/11/1990
Title:
PACKAGING ARCHITECTURE FOR A HIGHLY PARALLEL MULTIPROCESSOR SYSTEM
12
Patent #:
5430884
Issue Dt:
07/04/1995
Application #:
07536409
Filing Dt:
06/11/1990
Title:
SCALAR/VECTOR PROCESSOR
13
Patent #:
5168570
Issue Dt:
12/01/1992
Application #:
07536417
Filing Dt:
06/11/1990
Title:
METHOD AND APPARATUS FOR A MULTIPLE REQUEST TOGGLING PRIORITY SYSTEM
14
Patent #:
5179702
Issue Dt:
01/12/1993
Application #:
07537466
Filing Dt:
06/11/1990
Title:
SYSTEM AND METHOD FOR CONTROLLING A HIGHLY PARALLEL MULTIPROCESSOR USING AN ANARCHY BASED SCHEDULER FOR PARALLEL EXECUTION THREAD SCHEDULING
15
Patent #:
5104988
Issue Dt:
04/14/1992
Application #:
07537953
Filing Dt:
06/13/1990
Title:
4'-ALKOXY-2,2':6',2"-TERPYRIDINE DERIVATIVES AND METAL COMPLEXES THEREOF
16
Patent #:
5055707
Issue Dt:
10/08/1991
Application #:
07568169
Filing Dt:
08/16/1990
Title:
METHOD AND APPARATUS FOR SINGLE STEP CLOCKING ON SIGNAL PATHS LONGER THAN A CLOCK CYCLE
17
Patent #:
5193192
Issue Dt:
03/09/1993
Application #:
07571502
Filing Dt:
08/23/1990
Title:
VECTORIZED LR PARSING OF COMPUTER PROGRAMS
18
Patent #:
5107418
Issue Dt:
04/21/1992
Application #:
07571503
Filing Dt:
08/23/1990
Title:
METHOD FOR REPRESENTING SCALAR DATA DEPENDENCES FOR AN OPTIMIZING COMPILER
19
Patent #:
5202988
Issue Dt:
04/13/1993
Application #:
07571951
Filing Dt:
08/23/1990
Title:
SYSTEM FOR COMMUNICATING AMONG PROCESSORS HAVING DIFFERENT SPEEDS
20
Patent #:
5175856
Issue Dt:
12/29/1992
Application #:
07572043
Filing Dt:
08/23/1990
Title:
COMPUTER WITH INTEGRATED HIERARCHICAL REPRSENTATION (IHR) OF PROGRAM WHEREIN IHR FILE IS AVAILABLE FOR DEBUGGING AND OPTIMIZING DURING TARGET EXECUTION
21
Patent #:
5159678
Issue Dt:
10/27/1992
Application #:
07572045
Filing Dt:
08/23/1990
Title:
METHOD FOR EFFICIENT NON-VIRTUAL MAIN MEMORY MANAGEMENT
22
Patent #:
5187789
Issue Dt:
02/16/1993
Application #:
07640909
Filing Dt:
01/11/1991
Title:
GRAPHICAL DISPLAY OF COMPILER-GENERATED INTERMEDIATE DATABASE REPRESENTATION
23
Patent #:
5142100
Issue Dt:
08/25/1992
Application #:
07694467
Filing Dt:
05/01/1991
Title:
TRANSMISSION LINE WITH FLUID-PERMEABLE JACKET
24
Patent #:
5329188
Issue Dt:
07/12/1994
Application #:
07803926
Filing Dt:
12/09/1991
Title:
CLOCK PULSE MEASURING AND DESKEWING SYSTEM AND PROCESS
25
Patent #:
5276955
Issue Dt:
01/11/1994
Application #:
07868531
Filing Dt:
04/14/1992
Title:
MULTILAYER INTERCONNECT SYSTEM FOR AN AREA ARRAY INTERCONNECTION USING SOLID STATE DIFFUSION
26
Patent #:
5202975
Issue Dt:
04/13/1993
Application #:
07896895
Filing Dt:
06/10/1992
Title:
METHOD FOR OPTIMIZING INSTRUCTION SCHEDULING FOR A PROCESSOR HAVING MULTIPLE FUNCTIONAL RESOURCES
27
Patent #:
5193187
Issue Dt:
03/09/1993
Application #:
07898387
Filing Dt:
06/10/1992
Title:
FAST INTERRUPT MECHANISM FOR A INTERRUPTING PROCESSORS IN PARALLEL IN A MULTIPROCESSOR SYSTEM WHEREIN PROCESSORS ARE ASSIGNED PROCESS ID NUMBERS
28
Patent #:
5428803
Issue Dt:
06/27/1995
Application #:
07912964
Filing Dt:
07/10/1992
Title:
METHOD AND APPARATUS FOR A UNIFIED PARALLEL PROCESSING ARCHITECTURE
29
Patent #:
5355397
Issue Dt:
10/11/1994
Application #:
07950628
Filing Dt:
09/24/1992
Title:
CLOCK START UP STABILIZATION FOR COMPUTER SYSTEMS
30
Patent #:
5307478
Issue Dt:
04/26/1994
Application #:
07969789
Filing Dt:
10/29/1992
Title:
METHOD FOR INSERTING A PATH INSTRUCTION DURING COMPLIATION OF COMUTER PROGRAMS FOR PROCESSORS HAVING MULTIPLE FUNCTIONAL UNITS
31
Patent #:
6195676
Issue Dt:
02/27/2001
Application #:
08003000
Filing Dt:
01/11/1993
Title:
METHOD AND APPARATUS FOR USER SIDE SCHEDULING IN A MULTIPROCESSOR OPERATING SYSTEM PROGRAM THAT IMPLEMENTS DISTRIBUTIVE SCHEDULING OF PROCESSES
32
Patent #:
5452452
Issue Dt:
09/19/1995
Application #:
08072655
Filing Dt:
06/04/1993
Title:
SYSTEM HAVING INTEGRATED DISPATCHER FOR SELF SCHEDULING PROCESSORS TO EXECUTE MULTIPLE TYPES OF PROCESSES
Assignor
1
SUPERCOMPUTER SYSTEMS LIMITED PARTNERSHIP
Exec Dt:
08/10/1993
Assignee
1
CRAY RESEARCH, INC.
C/O DAVID E. FRASCH CORPORATE SECRETARY & TECHNOLOGY COUNSEL
RIVERSIDE PROJECT 770 INDUSTRIAL BOULEVARD
CHIPPEWA FALLS, WISCONSIN 54729
Correspondence name and address
MICHAEL L. SCHWEGMAN
MERCHANT, GOULD, SMITH, ET AL.
3100 NORWEST CENTER
90 SOUTH SEVENTH STREET
MINNEAPOLIS, MN 55402-4131

Search Results as of: 06/03/2024 11:30 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT