Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 018866/0411 | |
| Pages: | 5 |
| | Recorded: | 02/08/2007 | | |
| Attorney Dkt #: | 102-0130US1, 2, 3 |
| Conveyance: | CORRECTIVE ASSIGNMENT TO CORRECT THE THE STATE OF INCORPORATION PREVIOUSLY RECORDED ON REEL 007068 FRAME 680. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. |
|
|
Total properties:
3
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2000
|
Application #:
|
08905617
|
Filing Dt:
|
08/04/1997
|
|
Title:
|
METHOD OF FORMING AN ISOLATION STRUCTURE IN A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
08905618
|
Filing Dt:
|
08/04/1997
|
|
Title:
|
ISOLATION STRUCTURE FOR SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2002
|
Application #:
|
09639623
|
Filing Dt:
|
08/15/2000
|
|
Title:
|
FLOATING GATE FIELD ISOLATION
|
|
|
Assignee
|
|
|
|
|
| 2805 EAST COLUMBIA ROAD |
| MAIL STOP 507, PATENT DEPARTMENT |
| BOISE, IDAHO 83706 |
|
|
Correspondence name and address
|
| |
TERRIL G. LEWIS
|
| |
20333 SH 249 SUITE 600
|
| |
HOUSTON, TX 77070
|
Search Results as of:
06/21/2024 07:37 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
