Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 005437/0416 | |
| Pages: | 2 |
| | Recorded: | 09/13/1990 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST. |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
09/03/1991
|
Application #:
|
07552627
|
Filing Dt:
|
07/16/1990
|
Title:
|
VDMOS/LOGIC INTEGRATED CIRCUIT COMPRISING A VERTICAL DEPLETED MOS TRANSISTOR AND A ZENER DIODE AND A METHOD OF MAKING SAME
|
|
Assignee
|
|
|
7, AVENUE GALLIENI |
94250 GENTILLY, FRANCE |
|
Correspondence name and address
|
|
LOWE, PRICE, LE BLANC,
|
|
BECKER & SHUR
|
|
99 CANAL CTR. PLAZA, STE. 300
|
|
ALEXANDRIA, VA 22314
|
Search Results as of:
06/24/2024 10:25 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|