Total properties:
13
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2003
|
Application #:
|
09346638
|
Filing Dt:
|
07/01/1999
|
Title:
|
MEMORY SYSTEM INCLUDING GUIDES THAT RECEIVE MEMORY MODULES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/2002
|
Application #:
|
09388938
|
Filing Dt:
|
09/02/1999
|
Title:
|
OPTIMIZING REPEATERS POSITIONING ALONG INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2003
|
Application #:
|
09391133
|
Filing Dt:
|
09/07/1999
|
Publication #:
|
|
Pub Dt:
|
04/03/2003
| | | | |
Title:
|
ELECTRICALLY CONDUCTIVE PATH THROUGH A DIELECTRIC MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2003
|
Application #:
|
09409438
|
Filing Dt:
|
09/30/1999
|
Title:
|
DIAGNOSTIC SYSTEM AND METHOD FOR A HIGHLY SCALABLE COMPUTING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09478968
|
Filing Dt:
|
01/06/2000
|
Title:
|
CABLE DOCK FIXTURE WITH EMI SHIELDING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
09548497
|
Filing Dt:
|
04/13/2000
|
Title:
|
HOUSING GROUND BRACKET AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2002
|
Application #:
|
09620059
|
Filing Dt:
|
07/20/2000
|
Title:
|
PRINTED CIRCUIT BOARD COMPONENT PACKAGING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/27/2004
|
Application #:
|
09620504
|
Filing Dt:
|
07/20/2000
|
Title:
|
OPTIMIZE GLOBAL NET TIMING WITH REPEATER BUFFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2009
|
Application #:
|
09811158
|
Filing Dt:
|
03/16/2001
|
Publication #:
|
|
Pub Dt:
|
04/25/2002
| | | | |
Title:
|
MAINTAINING PROCESS GROUP MEMBERSHIP FOR NODE CLUSTERS IN HIGH AVAILABILITY COMPUTING SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2004
|
Application #:
|
10160437
|
Filing Dt:
|
05/31/2002
|
Publication #:
|
|
Pub Dt:
|
12/04/2003
| | | | |
Title:
|
ACTUATABLE CONNECTOR SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
07/29/2008
|
Application #:
|
10210257
|
Filing Dt:
|
07/31/2002
|
Title:
|
METHOD AND SYSTEM FOR RENAMING REGISTERS IN A MICROPROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2004
|
Application #:
|
10231511
|
Filing Dt:
|
08/29/2002
|
Publication #:
|
|
Pub Dt:
|
04/24/2003
| | | | |
Title:
|
MEMORY DAUGHTER CARD APPARATUS, CONFIGURATIONS, AND METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/10/2006
|
Application #:
|
10274766
|
Filing Dt:
|
10/21/2002
|
Publication #:
|
|
Pub Dt:
|
04/22/2004
| | | | |
Title:
|
SYSTEM AND METHOD FOR HIERARCHICAL APPROXIMATION OF LEAST RECENTLY USED REPLACEMENT ALGORITHMS WITHIN A CACHE ORGANIZED AS TWO OR MORE SUPER-WAYS OF MEMORY BLOCKS
|
|