skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:054310/0421   Pages: 74
Recorded: 11/03/2020
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
Total properties: 51
1
Patent #:
Issue Dt:
07/20/2010
Application #:
11322160
Filing Dt:
12/29/2005
Publication #:
Pub Dt:
07/05/2007
Title:
ASIC DESIGN USING CLOCK AND POWER GRID STANDARD CELL
2
Patent #:
Issue Dt:
06/30/2009
Application #:
11363251
Filing Dt:
02/28/2006
Publication #:
Pub Dt:
08/30/2007
Title:
LOW POWER MEMORY ARCHITECTURE
3
Patent #:
Issue Dt:
02/17/2009
Application #:
11412783
Filing Dt:
04/28/2006
Publication #:
Pub Dt:
11/01/2007
Title:
DYNAMIC RANDOM ACCESS MEMORY WITH FULLY INDEPENDENT PARTIAL ARRAY REFRESH FUNCTION
4
Patent #:
Issue Dt:
10/23/2007
Application #:
11412960
Filing Dt:
04/28/2006
Publication #:
Pub Dt:
11/01/2007
Title:
DYNAMIC RANDOM ACCESS MEMORY DEVICE AND METHOD FOR SELF-REFRESHING MEMORY CELLS WITH TEMPERATURE COMPENSATED SELF-REFRESH
5
Patent #:
Issue Dt:
03/24/2009
Application #:
11433158
Filing Dt:
05/12/2006
Publication #:
Pub Dt:
11/23/2006
Title:
INTEGRATED CIRCUIT WITH SIGNAL BUS FORMED BY CELL ABUTMENT OF LOGIC CELLS
6
Patent #:
Issue Dt:
03/23/2010
Application #:
11477659
Filing Dt:
06/30/2006
Publication #:
Pub Dt:
01/03/2008
Title:
SYNCHRONOUS MEMORY READ DATA CAPTURE
7
Patent #:
Issue Dt:
01/29/2013
Application #:
11521734
Filing Dt:
09/15/2006
Publication #:
Pub Dt:
10/04/2007
Title:
ASYNCHRONOUS ID GENERATION
8
Patent #:
Issue Dt:
02/09/2010
Application #:
11536709
Filing Dt:
09/29/2006
Publication #:
Pub Dt:
12/06/2007
Title:
APPARATUS AND METHOD FOR INTERFACING TO A MEMORY
9
Patent #:
Issue Dt:
03/31/2009
Application #:
11565170
Filing Dt:
11/30/2006
Publication #:
Pub Dt:
06/05/2008
Title:
FLASH MEMORY PROGRAM INHIBIT SCHEME
10
Patent #:
Issue Dt:
01/19/2016
Application #:
11594564
Filing Dt:
11/08/2006
Publication #:
Pub Dt:
05/17/2007
Title:
DAISY CHAIN CASCADING DEVICES
11
Patent #:
Issue Dt:
06/30/2009
Application #:
11613325
Filing Dt:
12/20/2006
Publication #:
Pub Dt:
06/26/2008
Title:
HYBRID SOLID-STATE MEMORY SYSTEM HAVING VOLATILE AND NON-VOLATILE MEMORY
12
Patent #:
Issue Dt:
06/29/2010
Application #:
11643850
Filing Dt:
12/22/2006
Publication #:
Pub Dt:
06/21/2007
Title:
INDEPENDENT LINK AND BANK SELECTION
13
Patent #:
Issue Dt:
09/21/2010
Application #:
11693027
Filing Dt:
03/29/2007
Publication #:
Pub Dt:
10/04/2007
Title:
FLASH MEMORY SYSTEM CONTROL SCHEME
14
Patent #:
Issue Dt:
06/23/2009
Application #:
11715838
Filing Dt:
03/08/2007
Publication #:
Pub Dt:
10/04/2007
Title:
NON-VOLATILE SEMICONDUCTOR MEMORY WITH PAGE ERASE
15
Patent #:
Issue Dt:
03/23/2010
Application #:
11741647
Filing Dt:
04/27/2007
Publication #:
Pub Dt:
11/01/2007
Title:
SRAM LEAKAGE REDUCTION CIRCUIT
16
Patent #:
Issue Dt:
09/22/2009
Application #:
11762330
Filing Dt:
06/13/2007
Publication #:
Pub Dt:
03/13/2008
Title:
FLASH MULTI-LEVEL THRESHOLD DISTRIBUTION SCHEME
17
Patent #:
Issue Dt:
03/03/2009
Application #:
11835663
Filing Dt:
08/08/2007
Publication #:
Pub Dt:
12/13/2007
Title:
DYNAMIC RANDOM ACCESS MEMORY DEVICE AND METHOD FOR SELF-REFRESHING MEMORY CELLS WITH TEMPERATURE COMPENSATED SELF-REFRESH
18
Patent #:
Issue Dt:
10/19/2010
Application #:
11944535
Filing Dt:
11/23/2007
Publication #:
Pub Dt:
05/29/2008
Title:
NON-VOLATILE MEMORY SERIAL CORE ARCHITECTURE
19
Patent #:
Issue Dt:
03/29/2011
Application #:
12339946
Filing Dt:
12/19/2008
Publication #:
Pub Dt:
04/23/2009
Title:
DYNAMIC RANDOM ACCESS MEMORY WITH FULLY INDEPENDENT PARTIAL ARRAY REFRESH FUNCTION
20
Patent #:
Issue Dt:
04/06/2010
Application #:
12349756
Filing Dt:
01/07/2009
Publication #:
Pub Dt:
05/14/2009
Title:
DYNAMIC RANDOM ACCESS MEMORY DEVICE AND METHOD FOR SELF-REFRESHING MEMORY CELLS WITH TEMPERATURE COMPENSATED SELF-REFRESH
21
Patent #:
Issue Dt:
09/27/2011
Application #:
12368512
Filing Dt:
02/10/2009
Publication #:
Pub Dt:
06/04/2009
Title:
INTEGRATED CIRCUIT WITH SIGNAL BUS FORMED BY CELL ABUTMENT OF LOGIC CELLS
22
Patent #:
Issue Dt:
04/27/2010
Application #:
12371088
Filing Dt:
02/13/2009
Publication #:
Pub Dt:
06/11/2009
Title:
FLASH MEMORY PROGRAM INHIBIT SCHEME
23
Patent #:
Issue Dt:
10/26/2010
Application #:
12463759
Filing Dt:
05/11/2009
Publication #:
Pub Dt:
09/10/2009
Title:
FLASH MULTI-LEVEL THRESHOLD DISTRIBUTION SCHEME
24
Patent #:
Issue Dt:
04/03/2012
Application #:
12470877
Filing Dt:
05/22/2009
Publication #:
Pub Dt:
09/17/2009
Title:
LOW POWER MEMORY ARCHITECTURE
25
Patent #:
Issue Dt:
04/12/2011
Application #:
12472012
Filing Dt:
05/26/2009
Publication #:
Pub Dt:
11/12/2009
Title:
HYBRID SOLID-STATE MEMORY SYSTEM HAVING VOLATILE AND NON-VOLATILE MEMORY
26
Patent #:
Issue Dt:
01/18/2011
Application #:
12474056
Filing Dt:
05/28/2009
Publication #:
Pub Dt:
09/17/2009
Title:
NON-VOLATILE SEMICONDUCTOR MEMORY WITH PAGE ERASE
27
Patent #:
Issue Dt:
06/26/2012
Application #:
12684026
Filing Dt:
01/07/2010
Publication #:
Pub Dt:
05/13/2010
Title:
A DOUBLE DATA RATE CONVERTER CIRCUIT INCLUDES A DELAY LOCKED LOOP FOR PROVIDING THE PLURALITY OF CLOCK PHASE SIGNALS
28
Patent #:
Issue Dt:
01/11/2011
Application #:
12700370
Filing Dt:
02/04/2010
Publication #:
Pub Dt:
06/10/2010
Title:
PHASE-LOCKED LOOP CIRCUITRY USING CHARGE PUMPS WITH CURRENT MIRROR CIRCUITRY
29
Patent #:
Issue Dt:
10/30/2012
Application #:
12705040
Filing Dt:
02/12/2010
Publication #:
Pub Dt:
06/10/2010
Title:
DYNAMIC RANDOM ACCESS MEMORY DEVICE AND METHOD FOR SELF-REFRESHING MEMORY CELLS WITH TEMPERATURE COMPENSATED SELF-REFRESH
30
Patent #:
Issue Dt:
12/13/2011
Application #:
12705345
Filing Dt:
02/12/2010
Publication #:
Pub Dt:
09/16/2010
Title:
SRAM LEAKAGE REDUCTION CIRCUIT
31
Patent #:
Issue Dt:
09/20/2011
Application #:
12719413
Filing Dt:
03/08/2010
Publication #:
Pub Dt:
06/24/2010
Title:
FLASH MEMORY PROGRAM INHIBIT SCHEME
32
Patent #:
Issue Dt:
10/16/2012
Application #:
12879566
Filing Dt:
09/10/2010
Publication #:
Pub Dt:
01/20/2011
Title:
NON-VOLATILE MEMORY BANK AND PAGE BUFFER THEREFOR
33
Patent #:
Issue Dt:
01/24/2012
Application #:
12884939
Filing Dt:
09/17/2010
Publication #:
Pub Dt:
01/13/2011
Title:
FLASH MULTI-LEVEL THRESHOLD DISTRIBUTION SCHEME
34
Patent #:
Issue Dt:
03/11/2014
Application #:
13040254
Filing Dt:
03/03/2011
Publication #:
Pub Dt:
06/23/2011
Title:
HYBRID SOLID-STATE MEMORY SYSTEM HAVING VOLATILE AND NON-VOLATILE MEMORY
35
Patent #:
Issue Dt:
10/23/2012
Application #:
13072097
Filing Dt:
03/25/2011
Publication #:
Pub Dt:
07/14/2011
Title:
DYNAMIC RANDOM ACCESS MEMORY WITH FULLY INDEPENDENT PARTIAL ARRAY REFRESH FUNCTION
36
Patent #:
Issue Dt:
07/03/2012
Application #:
13169231
Filing Dt:
06/27/2011
Publication #:
Pub Dt:
11/03/2011
Title:
NON-VOLATILE SEMICONDUCTOR MEMORY WITH PAGE ERASE
37
Patent #:
Issue Dt:
10/30/2012
Application #:
13208732
Filing Dt:
08/12/2011
Publication #:
Pub Dt:
12/08/2011
Title:
FLASH MEMORY PROGRAM INHIBIT SCHEME
38
Patent #:
Issue Dt:
04/09/2013
Application #:
13291360
Filing Dt:
11/08/2011
Publication #:
Pub Dt:
03/08/2012
Title:
SRAM LEAKAGE REDUCTION CIRCUIT
39
Patent #:
Issue Dt:
06/11/2013
Application #:
13328762
Filing Dt:
12/16/2011
Publication #:
Pub Dt:
04/12/2012
Title:
FLASH MULTI-LEVEL THRESHOLD DISTRIBUTION SCHEME
40
Patent #:
Issue Dt:
10/15/2013
Application #:
13523628
Filing Dt:
06/14/2012
Publication #:
Pub Dt:
10/04/2012
Title:
NON-VOLATILE SEMICONDUCTOR MEMORY WITH PAGE ERASE
41
Patent #:
Issue Dt:
11/04/2014
Application #:
13618022
Filing Dt:
09/14/2012
Publication #:
Pub Dt:
02/21/2013
Title:
NON-VOLATILE MEMORY BANK AND PAGE BUFFER THEREFOR
42
Patent #:
Issue Dt:
10/08/2013
Application #:
13618250
Filing Dt:
09/14/2012
Publication #:
Pub Dt:
01/10/2013
Title:
DYNAMIC RANDOM ACCESS MEMORY DEVICE AND METHOD FOR SELF-REFRESHING MEMORY CELLS WITH TEMPERATURE COMPENSATED SELF-REFRESH
43
Patent #:
Issue Dt:
06/03/2014
Application #:
13650580
Filing Dt:
10/12/2012
Publication #:
Pub Dt:
03/21/2013
Title:
DYNAMIC RANDOM ACCESS MEMORY WITH FULLY INDEPENDENT PARTIAL ARRAY REFRESH FUNCTION
44
Patent #:
Issue Dt:
04/29/2014
Application #:
13892743
Filing Dt:
05/13/2013
Publication #:
Pub Dt:
09/19/2013
Title:
FLASH MULTI-LEVEL THRESHOLD DISTRIBUTION SCHEME
45
Patent #:
Issue Dt:
05/01/2018
Application #:
14141686
Filing Dt:
12/27/2013
Title:
SYNCHRONOUS MEMORY READ DATA CAPTURE
46
Patent #:
Issue Dt:
02/16/2016
Application #:
14208812
Filing Dt:
03/13/2014
Publication #:
Pub Dt:
07/10/2014
Title:
FLASH MULTI-LEVEL THRESHOLD DISTRIBUTION SCHEME
47
Patent #:
Issue Dt:
01/26/2021
Application #:
14209455
Filing Dt:
03/13/2014
Title:
SYSTEMS AND METHODS FOR MINIMIZING STATIC LEAKAGE OF AN INTEGRATED CIRCUIT
48
Patent #:
Issue Dt:
03/08/2016
Application #:
14265852
Filing Dt:
04/30/2014
Publication #:
Pub Dt:
08/21/2014
Title:
DYNAMIC RANDOM ACCESS MEMORY WITH FULLY INDEPENDENT PARTIAL ARRAY REFRESH FUNCTION
49
Patent #:
Issue Dt:
02/14/2017
Application #:
14531432
Filing Dt:
11/03/2014
Publication #:
Pub Dt:
02/19/2015
Title:
NON-VOLATILE MEMORY SERIAL CORE ARCHITECTURE
50
Patent #:
Issue Dt:
09/19/2017
Application #:
15054873
Filing Dt:
02/26/2016
Publication #:
Pub Dt:
11/03/2016
Title:
DYNAMIC RANDOM ACCESS MEMORY WITH FULLY INDEPENDENT PARTIAL ARRAY REFRESH FUNCTION
51
Patent #:
Issue Dt:
06/26/2018
Application #:
15400432
Filing Dt:
01/06/2017
Publication #:
Pub Dt:
06/29/2017
Title:
NON-VOLATILE MEMORY SERIAL CORE ARCHITECTURE
Assignor
1
Exec Dt:
10/28/2020
Assignee
1
515 LEGGET DRIVE
SUITE 704
OTTAWA, CANADA K2K 3G4
Correspondence name and address
CONVERSANT IP MANAGEMENT CORP
5830 GRANITE PARKWAY #100-247
SUITE 247
PLANO, TX 75024

Search Results as of: 05/23/2024 04:51 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT