|
|
Patent #:
|
|
Issue Dt:
|
12/30/2014
|
Application #:
|
13747802
|
Filing Dt:
|
01/23/2013
|
Publication #:
|
|
Pub Dt:
|
07/24/2014
| | | | |
Title:
|
POWER SAVING IN WIRELESS NETWORK ENTITIES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2015
|
Application #:
|
13750046
|
Filing Dt:
|
01/25/2013
|
Publication #:
|
|
Pub Dt:
|
08/01/2013
| | | | |
Title:
|
METHOD AND APPARATUS FOR CONNECTING MEMORY DIES TO FORM A MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13751825
|
Filing Dt:
|
01/28/2013
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
Title:
|
A TELEPHONE OUTLET FOR IMPLEMENTING A LOCAL AREA NETWORK OVER TELEPHONE LINES AND A LOCAL AREA NETWORK USING SUCH OUTLETS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/2013
|
Application #:
|
13751865
|
Filing Dt:
|
01/28/2013
|
Publication #:
|
|
Pub Dt:
|
08/15/2013
| | | | |
Title:
|
MODULAR OUTLET
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2014
|
Application #:
|
13754366
|
Filing Dt:
|
01/30/2013
|
Publication #:
|
|
Pub Dt:
|
08/22/2013
| | | | |
Title:
|
LOCAL AREA NETWORK OF SERIAL INTELLIGENT CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2013
|
Application #:
|
13757250
|
Filing Dt:
|
02/01/2013
|
Publication #:
|
|
Pub Dt:
|
06/06/2013
| | | | |
Title:
|
NON-VOLATILE MEMORY WITH DYNAMIC MULTI-MODE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
13758019
|
Filing Dt:
|
02/04/2013
|
Publication #:
|
|
Pub Dt:
|
06/06/2013
| | | | |
Title:
|
METHOD AND APPARATUS FOR STARTING AN ENGINE IN A HYBRID VEHICLE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/2015
|
Application #:
|
13765059
|
Filing Dt:
|
02/12/2013
|
Publication #:
|
|
Pub Dt:
|
07/18/2013
| | | | |
Title:
|
DATA STORAGE AND STACKABLE CHIP CONFIGURATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2016
|
Application #:
|
13774415
|
Filing Dt:
|
02/22/2013
|
Title:
|
METHOD AND SYSTEM FOR MULTIPHASE CURRENT SENSING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2014
|
Application #:
|
13774477
|
Filing Dt:
|
02/22/2013
|
Title:
|
OPERATIONAL MODE CONTROL IN SERIAL-CONNECTED MEMORY BASED ON IDENTIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2014
|
Application #:
|
13776757
|
Filing Dt:
|
02/26/2013
|
Publication #:
|
|
Pub Dt:
|
07/04/2013
| | | | |
Title:
|
SCALABLE MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13777485
|
Filing Dt:
|
02/26/2013
|
Publication #:
|
|
Pub Dt:
|
07/04/2013
| | | | |
Title:
|
MULTIPLE-BIT PER CELL (MBC) NON-VOLATILE MEMORY APPARATUS AND SYSTEM HAVING POLARITY CONTROL AND METHOD OF PROGRAMMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
13777645
|
Filing Dt:
|
02/26/2013
|
Publication #:
|
|
Pub Dt:
|
07/04/2013
| | | | |
Title:
|
USING INTERRUPTED THROUGH-SILICON-VIAS IN INTEGRATED CIRCUITS ADAPTED FOR STACKING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2014
|
Application #:
|
13779097
|
Filing Dt:
|
02/27/2013
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13784361
|
Filing Dt:
|
03/04/2013
|
Publication #:
|
|
Pub Dt:
|
07/11/2013
| | | | |
Title:
|
DEVICE, METHOD AND SYSTEM FOR ESTIMATING THE TERMINATION TO A WIRED TRANSMISSION-LINE BASED ON DETERMINATION OF CHARACTERISTIC IMPEDANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
13790361
|
Filing Dt:
|
03/08/2013
|
Publication #:
|
|
Pub Dt:
|
07/25/2013
| | | | |
Title:
|
METHOD AND SYSTEM FOR ACCESSING A FLASH MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13795070
|
Filing Dt:
|
03/12/2013
|
Publication #:
|
|
Pub Dt:
|
08/15/2013
| | | | |
Title:
|
CONGESTION MANAGEMENT IN A NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2015
|
Application #:
|
13796677
|
Filing Dt:
|
03/12/2013
|
Publication #:
|
|
Pub Dt:
|
10/17/2013
| | | | |
Title:
|
CIRCUIT, SYSTEM AND METHOD FOR SELECTIVELY TURNING OFF INTERNAL CLOCK DRIVERS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13799765
|
Filing Dt:
|
03/13/2013
|
Publication #:
|
|
Pub Dt:
|
12/26/2013
| | | | |
Title:
|
APPARATUS AND METHODS FOR CARRYING OUT OPERATIONS IN A NON-VOLATILE MEMORY CELL HAVING MULTIPLE MEMORY STATES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13800897
|
Filing Dt:
|
03/13/2013
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
Title:
|
STORAGE SYSTEM HAVING A HEATSINK
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2019
|
Application #:
|
13803085
|
Filing Dt:
|
03/14/2013
|
Publication #:
|
|
Pub Dt:
|
06/05/2014
| | | | |
Title:
|
NAND FLASH MEMORY WITH VERTICAL CELL STACK STRUCTURE AND METHOD FOR MANUFACTURING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
02/03/2015
|
Application #:
|
13826163
|
Filing Dt:
|
03/14/2013
|
Publication #:
|
|
Pub Dt:
|
08/01/2013
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING METAL LINES WITH SLITS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
13829392
|
Filing Dt:
|
03/14/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
STRUCTURE AND METHOD FOR MANUFACTURE OF MEMORY DEVICE WITH THIN SILICON BODY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2015
|
Application #:
|
13829436
|
Filing Dt:
|
03/14/2013
|
Publication #:
|
|
Pub Dt:
|
09/18/2014
| | | | |
Title:
|
Lithography-friendly Local Read Circuit for NAND Flash Memory Devices and Manufacturing Method Thereof
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2015
|
Application #:
|
13830054
|
Filing Dt:
|
03/14/2013
|
Publication #:
|
|
Pub Dt:
|
07/10/2014
| | | | |
Title:
|
NONVOLATILE MEMORY WITH SPLIT SUBSTRATE SELECT GATES AND HEIRARCHICAL BITLINE CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2017
|
Application #:
|
13830135
|
Filing Dt:
|
03/14/2013
|
Publication #:
|
|
Pub Dt:
|
04/24/2014
| | | | |
Title:
|
INTEGRATED ERASE VOLTAGE PATH FOR MULTIPLE CELL SUBSTRATES IN NONVOLATILE MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/12/2015
|
Application #:
|
13832785
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
METHOD AND SYSTEM FOR PROGRAMMING NON-VOLATILE MEMORY WITH JUNCTIONLESS CELLS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13834009
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
DRAM MEMORY CELLS RECONFIGURED TO PROVIDE BULK CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2016
|
Application #:
|
13835968
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
03/20/2014
| | | | |
Title:
|
FLASH MEMORY CONTROLLER HAVING DUAL MODE PIN-OUT
|
|
|
Patent #:
|
|
Issue Dt:
|
02/17/2015
|
Application #:
|
13836028
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
04/17/2014
| | | | |
Title:
|
SPLIT BLOCK DECODER FOR A NONVOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13836113
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
FLASH MEMORY CONTROLLER HAVING MULTI MODE PIN-OUT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2014
|
Application #:
|
13836702
|
Filing Dt:
|
03/15/2013
|
Publication #:
|
|
Pub Dt:
|
08/08/2013
| | | | |
Title:
|
SINGLE-STROBE OPERATION OF MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2013
|
Application #:
|
13850500
|
Filing Dt:
|
03/26/2013
|
Publication #:
|
|
Pub Dt:
|
10/17/2013
| | | | |
Title:
|
WIDE FREQUENCY RANGE DELAY LOCKED LOOP
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
13860724
|
Filing Dt:
|
04/11/2013
|
Publication #:
|
|
Pub Dt:
|
08/22/2013
| | | | |
Title:
|
PHASE-CHANGE MEMORY WITH MULTIPLE POLARITY BITS HAVING ENHANCED ENDURANCE AND ERROR TOLERANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13865514
|
Filing Dt:
|
04/18/2013
|
Publication #:
|
|
Pub Dt:
|
09/05/2013
| | | | |
Title:
|
ERROR DETECTION AND CORRECTION CODES FOR CHANNELS AND MEMORIES WITH INCOMPLETE ERROR CHARACTERISTICS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13867158
|
Filing Dt:
|
04/22/2013
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
Title:
|
MULTI-HAZARD ALARM SYSTEM USING SELECTABLE POWER-LEVEL TRANSMISSION AND LOCALIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2014
|
Application #:
|
13867437
|
Filing Dt:
|
04/22/2013
|
Publication #:
|
|
Pub Dt:
|
09/05/2013
| | | | |
Title:
|
MEMORY WITH OUTPUT CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2014
|
Application #:
|
13871487
|
Filing Dt:
|
04/26/2013
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
Title:
|
CLOCK MODE DETERMINATION IN A MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2014
|
Application #:
|
13873503
|
Filing Dt:
|
04/30/2013
|
Publication #:
|
|
Pub Dt:
|
09/12/2013
| | | | |
Title:
|
CIRCUIT FOR CLAMPING CURRENT IN A CHARGE PUMP
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
13887937
|
Filing Dt:
|
05/06/2013
|
Publication #:
|
|
Pub Dt:
|
09/19/2013
| | | | |
Title:
|
MEMORY CONTROLLER WITH FLEXIBLE DATA ALIGNMENT TO CLOCK
|
|
|
Patent #:
|
|
Issue Dt:
|
04/29/2014
|
Application #:
|
13892743
|
Filing Dt:
|
05/13/2013
|
Publication #:
|
|
Pub Dt:
|
09/19/2013
| | | | |
Title:
|
FLASH MULTI-LEVEL THRESHOLD DISTRIBUTION SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2014
|
Application #:
|
13892840
|
Filing Dt:
|
05/13/2013
|
Publication #:
|
|
Pub Dt:
|
09/19/2013
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE FOR CONTROLLING WRITE RECOVERY TIME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2015
|
Application #:
|
13895591
|
Filing Dt:
|
05/16/2013
|
Publication #:
|
|
Pub Dt:
|
09/26/2013
| | | | |
Title:
|
METHOD FOR ERASING MEMORY CELLS IN A FLASH MEMORY DEVICE USING A POSITIVE WELL BIAS VOLTAGE AND A NEGATIVE WORD LINE VOLTAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/22/2014
|
Application #:
|
13898998
|
Filing Dt:
|
05/21/2013
|
Publication #:
|
|
Pub Dt:
|
09/26/2013
| | | | |
Title:
|
CLOCK SIGNAL GENERATION APPARATUS FOR USE IN SEMICONDUCTOR MEMORY DEVICE AND ITS METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
09/23/2014
|
Application #:
|
13902088
|
Filing Dt:
|
05/24/2013
|
Publication #:
|
|
Pub Dt:
|
12/12/2013
| | | | |
Title:
|
METHOD AND APPARATUS FOR STARTING AN INTERNAL COMBUSTION ENGINE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13903319
|
Filing Dt:
|
05/28/2013
|
Publication #:
|
|
Pub Dt:
|
09/26/2013
| | | | |
Title:
|
TERMINATION CIRCUIT FOR ON-DIE TERMINATION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13903418
|
Filing Dt:
|
05/28/2013
|
Publication #:
|
|
Pub Dt:
|
12/05/2013
| | | | |
Title:
|
RING TOPOLOGY STATUS INDICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/15/2014
|
Application #:
|
13912650
|
Filing Dt:
|
06/07/2013
|
Publication #:
|
|
Pub Dt:
|
10/10/2013
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH SENSE AMPLIFIER AND BITLINE ISOLATION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13914126
|
Filing Dt:
|
06/10/2013
|
Publication #:
|
|
Pub Dt:
|
10/17/2013
| | | | |
Title:
|
HIGH SPEED INTERFACE FOR DAISY-CHAINED DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2014
|
Application #:
|
13917728
|
Filing Dt:
|
06/14/2013
|
Publication #:
|
|
Pub Dt:
|
10/17/2013
| | | | |
Title:
|
SYSTEM INCLUDING A PLURALITY OF ENCAPSULATED SEMICONDUCTOR CHIPS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13951058
|
Filing Dt:
|
07/25/2013
|
Publication #:
|
|
Pub Dt:
|
08/07/2014
| | | | |
Title:
|
DISPERSION TOLERANT OPTICAL SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2015
|
Application #:
|
13951132
|
Filing Dt:
|
07/25/2013
|
Publication #:
|
|
Pub Dt:
|
11/21/2013
| | | | |
Title:
|
MULTI-CHIP PACKAGE WITH OFFSET DIE STACKING AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13955809
|
Filing Dt:
|
07/31/2013
|
Publication #:
|
|
Pub Dt:
|
11/28/2013
| | | | |
Title:
|
BRIDGING DEVICE HAVING A FREQUENCY CONFIGURABLE CLOCK DOMAIN
|
|
|
Patent #:
|
|
Issue Dt:
|
08/26/2014
|
Application #:
|
13956933
|
Filing Dt:
|
08/01/2013
|
Publication #:
|
|
Pub Dt:
|
11/28/2013
| | | | |
Title:
|
TELEPHONE COMMUNICATION SYSTEM AND METHOD OVER LOCAL AREA NETWORK WIRING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
13957713
|
Filing Dt:
|
08/02/2013
|
Publication #:
|
|
Pub Dt:
|
12/05/2013
| | | | |
Title:
|
CONFIGURABLE MODULE AND MEMORY SUBSYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
13962062
|
Filing Dt:
|
08/08/2013
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
Title:
|
SIMULTANEOUS READ AND WRITE DATA TRANSFER
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13966891
|
Filing Dt:
|
08/14/2013
|
Publication #:
|
|
Pub Dt:
|
12/12/2013
| | | | |
Title:
|
HIGH BANDWIDTH MEMORY INTERFACE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13969058
|
Filing Dt:
|
08/16/2013
|
Publication #:
|
|
Pub Dt:
|
02/19/2015
| | | | |
Title:
|
Structure and Method of Manufacturing a Stacked Memory Array for Junction-Free Cell Transistors
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13969184
|
Filing Dt:
|
08/16/2013
|
Publication #:
|
|
Pub Dt:
|
12/19/2013
| | | | |
Title:
|
Non-Volatile Semiconductor Memory with Page Erase
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
13973574
|
Filing Dt:
|
08/22/2013
|
Publication #:
|
|
Pub Dt:
|
12/26/2013
| | | | |
Title:
|
DYNAMIC RANDOM ACCESS MEMORY AND BOOSTED VOLTAGE PRODUCER THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2014
|
Application #:
|
13973600
|
Filing Dt:
|
08/22/2013
|
Publication #:
|
|
Pub Dt:
|
12/19/2013
| | | | |
Title:
|
PHASE CHANGE MEMORY WORD LINE DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/01/2014
|
Application #:
|
14022805
|
Filing Dt:
|
09/10/2013
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
Title:
|
NON-VOLATILE MEMORY WITH DYNAMIC MULTI-MODE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2014
|
Application #:
|
14023047
|
Filing Dt:
|
09/10/2013
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
Title:
|
FREQUENCY-DOUBLING DELAY LOCKED LOOP
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2017
|
Application #:
|
14025203
|
Filing Dt:
|
09/12/2013
|
Title:
|
INTEGRATED CIRCUIT CHIP HAVING ANTI-MOISTURE-ABSORPTION FILM AT EDGE THEREOF AND METHOD OF FORMING ANTI-MOISTURE-ABSORPTION FILM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/16/2014
|
Application #:
|
14026359
|
Filing Dt:
|
09/13/2013
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
Title:
|
DUAL FUNCTION COMPATIBLE NON-VOLATILE MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2018
|
Application #:
|
14027858
|
Filing Dt:
|
09/16/2013
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
BRIDGING DEVICE HAVING A CONFIGURABLE VIRTUAL PAGE SIZE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14030194
|
Filing Dt:
|
09/18/2013
|
Publication #:
|
|
Pub Dt:
|
01/16/2014
| | | | |
Title:
|
DYNAMIC TRAFFIC REARRANGEMENT AND RESTORATION FOR MPLS NETWORKS WITH DIFFERENTIATED SERVICES CAPABILITIES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2015
|
Application #:
|
14032816
|
Filing Dt:
|
09/20/2013
|
Publication #:
|
|
Pub Dt:
|
01/23/2014
| | | | |
Title:
|
NAND FLASH MEMORY HAVING MULTIPLE CELL SUBSTRATES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2015
|
Application #:
|
14044449
|
Filing Dt:
|
10/02/2013
|
Publication #:
|
|
Pub Dt:
|
04/02/2015
| | | | |
Title:
|
VERTICAL GATE STACKED NAND AND ROW DECODER FOR ERASE OPERATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2020
|
Application #:
|
14045419
|
Filing Dt:
|
12/07/2017
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
Title:
|
METHOD FOR MANUFACTURING A TRANSISTOR OF A SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/2014
|
Application #:
|
14045857
|
Filing Dt:
|
10/04/2013
|
Publication #:
|
|
Pub Dt:
|
01/30/2014
| | | | |
Title:
|
MEMORY SYSTEM HAVING A PLURALITY OF SERIALLY CONNECTED DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2015
|
Application #:
|
14046281
|
Filing Dt:
|
10/04/2013
|
Publication #:
|
|
Pub Dt:
|
10/16/2014
| | | | |
Title:
|
U-SHAPED COMMON-BODY TYPE CELL STRING
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14053828
|
Filing Dt:
|
10/15/2013
|
Publication #:
|
|
Pub Dt:
|
02/06/2014
| | | | |
Title:
|
SYSTEM FOR TRANSMISSION LINE TERMINATION BY SIGNAL CANCELLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2014
|
Application #:
|
14057102
|
Filing Dt:
|
10/18/2013
|
Publication #:
|
|
Pub Dt:
|
04/24/2014
| | | | |
Title:
|
RING-OF-CLUSTERS NETWORK TOPOLOGIES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14057724
|
Filing Dt:
|
10/18/2013
|
Publication #:
|
|
Pub Dt:
|
04/03/2014
| | | | |
Title:
|
OUTLET ADD-ON MODULE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14064442
|
Filing Dt:
|
10/28/2013
|
Publication #:
|
|
Pub Dt:
|
02/20/2014
| | | | |
Title:
|
LOCAL AREA NETWORK FOR DISTRIBUTING DATA COMMUNICATION, SENSING AND CONTROL SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2015
|
Application #:
|
14066748
|
Filing Dt:
|
10/30/2013
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
PLL LOCKING CONTROL IN DAISY CHAINED MEMORY SYSTEM
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14080302
|
Filing Dt:
|
11/14/2013
|
Publication #:
|
|
Pub Dt:
|
03/13/2014
| | | | |
Title:
|
VOLTAGE DOWN CONVERTER FOR HIGH SPEED MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2015
|
Application #:
|
14082454
|
Filing Dt:
|
11/18/2013
|
Publication #:
|
|
Pub Dt:
|
03/13/2014
| | | | |
Title:
|
STACKED SEMICONDUCTOR DEVICES INCLUDING A MASTER DEVICE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14083668
|
Filing Dt:
|
11/19/2013
|
Publication #:
|
|
Pub Dt:
|
06/19/2014
| | | | |
Title:
|
MODULAR OUTLET
|
|
|
Patent #:
|
|
Issue Dt:
|
01/17/2017
|
Application #:
|
14089242
|
Filing Dt:
|
11/25/2013
|
Publication #:
|
|
Pub Dt:
|
03/27/2014
| | | | |
Title:
|
Semiconductor Memory Asynchronous Pipeline
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14092788
|
Filing Dt:
|
11/27/2013
|
Publication #:
|
|
Pub Dt:
|
03/27/2014
| | | | |
Title:
|
Wide Frequency Range Delay Locked Loop
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2017
|
Application #:
|
14096867
|
Filing Dt:
|
12/04/2013
|
Publication #:
|
|
Pub Dt:
|
08/28/2014
| | | | |
Title:
|
POSITION DETERMINATION OF MOBILE STATIONS IN A WIRELESS NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2021
|
Application #:
|
14097506
|
Filing Dt:
|
12/05/2013
|
Publication #:
|
|
Pub Dt:
|
04/03/2014
| | | | |
Title:
|
SYSTEM AND METHOD PROVIDING INTEROPERABILITY BETWEEN CELLULAR AND OTHER WIRELESS SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/2015
|
Application #:
|
14097614
|
Filing Dt:
|
12/05/2013
|
Publication #:
|
|
Pub Dt:
|
04/03/2014
| | | | |
Title:
|
METHOD AND APPARATUS FOR REDUCING POOL STARVATION IN A SHARED MEMORY SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/2020
|
Application #:
|
14100793
|
Filing Dt:
|
12/09/2013
|
Publication #:
|
|
Pub Dt:
|
04/10/2014
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE AND DRIVING METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2015
|
Application #:
|
14101507
|
Filing Dt:
|
12/10/2013
|
Publication #:
|
|
Pub Dt:
|
04/10/2014
| | | | |
Title:
|
RECONFIGURING THROUGH SILICON VIAS IN STACKED MULTI-DIE PACKAGES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14102063
|
Filing Dt:
|
12/10/2013
|
Publication #:
|
|
Pub Dt:
|
06/11/2015
| | | | |
Title:
|
System and Method of Operation for High Capacity Solid-State Drive
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2016
|
Application #:
|
14107735
|
Filing Dt:
|
12/16/2013
|
Publication #:
|
|
Pub Dt:
|
04/17/2014
| | | | |
Title:
|
NON-VOLATILE SEMICONDUCTOR MEMORY HAVING MULTIPLE EXTERNAL POWER SUPPLIES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14134996
|
Filing Dt:
|
12/19/2013
|
Publication #:
|
|
Pub Dt:
|
04/17/2014
| | | | |
Title:
|
Delay Locked Loop Implementation In A Synchronous Dynamic Random Access Memory
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2014
|
Application #:
|
14135167
|
Filing Dt:
|
12/19/2013
|
Publication #:
|
|
Pub Dt:
|
04/17/2014
| | | | |
Title:
|
NETWORK ARCHITECTURE FOR DATA COMMUNICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2018
|
Application #:
|
14141686
|
Filing Dt:
|
12/27/2013
|
Title:
|
SYNCHRONOUS MEMORY READ DATA CAPTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/2016
|
Application #:
|
14148336
|
Filing Dt:
|
01/06/2014
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
METHOD AND APPARATUS FOR SHARING INTERNAL POWER SUPPLIES IN INTEGRATED CIRCUIT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2015
|
Application #:
|
14148436
|
Filing Dt:
|
01/06/2014
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
Method, Apparatus, Signals and Media, for Selecting Operating Conditions of a Genset
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2016
|
Application #:
|
14148895
|
Filing Dt:
|
01/07/2014
|
Publication #:
|
|
Pub Dt:
|
05/01/2014
| | | | |
Title:
|
METHOD AND SYSTEM FOR PACKET PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
02/09/2016
|
Application #:
|
14156047
|
Filing Dt:
|
01/15/2014
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
MEMORY WITH OUTPUT CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2014
|
Application #:
|
14157824
|
Filing Dt:
|
01/17/2014
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
FREQUENCY DIVISION MULTIPLEXING SYSTEM WITH SELECTABLE RATE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/25/2015
|
Application #:
|
14158116
|
Filing Dt:
|
01/17/2014
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
NON-VOLATILE MEMORY DEVICE HAVING CONFIGURABLE PAGE SIZE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
14158215
|
Filing Dt:
|
01/17/2014
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
CLOCK MODE DETERMINATION IN A MEMORY SYSTEM
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14159823
|
Filing Dt:
|
01/21/2014
|
Publication #:
|
|
Pub Dt:
|
05/15/2014
| | | | |
Title:
|
HIERARCHICAL COMMON SOURCE LINE STRUCTURE IN NAND FLASH MEMORY
|
|