|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14163499
|
Filing Dt:
|
01/24/2014
|
Publication #:
|
|
Pub Dt:
|
05/22/2014
| | | | |
Title:
|
MULTI-CHIP PACKAGE WITH PILLAR CONNECTION
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14172946
|
Filing Dt:
|
02/05/2014
|
Publication #:
|
|
Pub Dt:
|
07/10/2014
| | | | |
Title:
|
SCALABLE MEMORY SYSTEM
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14175142
|
Filing Dt:
|
02/07/2014
|
Publication #:
|
|
Pub Dt:
|
06/05/2014
| | | | |
Title:
|
METHOD AND APPARATUS FOR PROVIDING A PACKET BUFFER RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14180582
|
Filing Dt:
|
02/14/2014
|
Publication #:
|
|
Pub Dt:
|
10/02/2014
| | | | |
Title:
|
ASYNCHRONOUS BRIDGE CHIP
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14185401
|
Filing Dt:
|
02/20/2014
|
Publication #:
|
|
Pub Dt:
|
06/19/2014
| | | | |
Title:
|
PACKET DATA ID GENERATION FOR SERIALLY INTERCONNECTED DEVICES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14193436
|
Filing Dt:
|
02/28/2014
|
Publication #:
|
|
Pub Dt:
|
06/26/2014
| | | | |
Title:
|
PACKAGE-LEVEL INTEGRATED CIRCUIT CONNECTION WITHOUT TOP METAL PADS OR BONDING WIRE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14197505
|
Filing Dt:
|
03/05/2014
|
Publication #:
|
|
Pub Dt:
|
07/03/2014
| | | | |
Title:
|
HYBRID SOLID-STATE MEMORY SYSTEM HAVING VOLATILE AND NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/2016
|
Application #:
|
14208812
|
Filing Dt:
|
03/13/2014
|
Publication #:
|
|
Pub Dt:
|
07/10/2014
| | | | |
Title:
|
FLASH MULTI-LEVEL THRESHOLD DISTRIBUTION SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/2021
|
Application #:
|
14209455
|
Filing Dt:
|
03/13/2014
|
Title:
|
SYSTEMS AND METHODS FOR MINIMIZING STATIC LEAKAGE OF AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2015
|
Application #:
|
14216024
|
Filing Dt:
|
03/17/2014
|
Publication #:
|
|
Pub Dt:
|
07/17/2014
| | | | |
Title:
|
PRE-CHARGE VOLTAGE GENERATION AND POWER SAVING MODES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14227412
|
Filing Dt:
|
03/27/2014
|
Publication #:
|
|
Pub Dt:
|
07/31/2014
| | | | |
Title:
|
TRUNKING IN A MATRIX
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2015
|
Application #:
|
14254865
|
Filing Dt:
|
04/16/2014
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
USING INTERRUPTED THROUGH-SILICON-VIAS IN INTEGRATED CIRCUITS ADAPTED FOR STACKING
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14257513
|
Filing Dt:
|
04/21/2014
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
CLOCK SIGNAL GENERATION APPARATUS FOR USE IN SEMICONDUCTOR MEMORY DEVICE AND ITS METHOD
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14257635
|
Filing Dt:
|
04/21/2014
|
Publication #:
|
|
Pub Dt:
|
08/14/2014
| | | | |
Title:
|
Delay Locked Loop Circuit and Method
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2016
|
Application #:
|
14265852
|
Filing Dt:
|
04/30/2014
|
Publication #:
|
|
Pub Dt:
|
08/21/2014
| | | | |
Title:
|
DYNAMIC RANDOM ACCESS MEMORY WITH FULLY INDEPENDENT PARTIAL ARRAY REFRESH FUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/13/2015
|
Application #:
|
14268350
|
Filing Dt:
|
05/02/2014
|
Publication #:
|
|
Pub Dt:
|
08/28/2014
| | | | |
Title:
|
BRIDGE DEVICE ARCHITECTURE FOR CONNECTING DISCRETE MEMORY DEVICES TO A SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2016
|
Application #:
|
14273305
|
Filing Dt:
|
05/08/2014
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
Title:
|
Method, Apparatus, Signals, and Medium for Managing Power in a Hybrid Vehicle
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14279955
|
Filing Dt:
|
05/16/2014
|
Publication #:
|
|
Pub Dt:
|
10/30/2014
| | | | |
Title:
|
METHOD AND SYSTEM FOR PROVIDING DC POWER ON LOCAL TELEPHONE LINES
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
14280844
|
Filing Dt:
|
05/19/2014
|
Publication #:
|
|
Pub Dt:
|
09/11/2014
| | | | |
Title:
|
TELEPHONE OUTLET WITH PACKET TELEPHONY ADAPTER, AND A NETWORK USING SAME
|
|