|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
08862926
|
Filing Dt:
|
05/27/1997
|
|
Title:
|
WIRING STRUCTURE FOR SEMICONDUCTOR DEVICE AND FABRICATION METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08879908
|
Filing Dt:
|
06/20/1997
|
|
Title:
|
MULTIPLICATION OF STORAGE CAPACITANCE IN MEMORY CELLS BY USING THE MILLER EFFECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
08885035
|
Filing Dt:
|
06/30/1997
|
|
Title:
|
A SEMICONDUCTOR MEMEORY DEVICE HAVING PLURAL MEMORY CELL
ARRAYS DIVIDED INTO PLURAL BANK SECTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2005
|
Application #:
|
08886388
|
Filing Dt:
|
07/01/1997
|
|
Title:
|
CAPACITOR CONSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08887280
|
Filing Dt:
|
07/02/1997
|
|
Title:
|
SUB WORD LINE DRIVING CIRCUIT AND A SEMICONDUCTOR MEMORY DEVICE USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
08890578
|
Filing Dt:
|
07/09/1997
|
|
Title:
|
METHODS OF FORMING ELECTRICALLY INTERCONNECTED LINES USING ULTRAVIOLET RADIATION AS AN ORGANIC COMPOUND CLEANING AGENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
08898574
|
Filing Dt:
|
07/22/1997
|
|
Title:
|
A TRENCH ISOLATION STRUCTURE OF A SEMICONDUCTOR DEVICE AND A METHOD FOR THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
08900796
|
Filing Dt:
|
07/25/1997
|
|
Title:
|
METHOD AND APPARATUS FOR CONTROLLING CONDITIONAL BRANCH EXECUTION IN A DATA PROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08904153
|
Filing Dt:
|
07/31/1997
|
|
Title:
|
COLUMN REDUNDANCY IN SEMICONDUCTOR MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
08906213
|
Filing Dt:
|
08/04/1997
|
|
Title:
|
METHOD OF MAKING A CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/1999
|
Application #:
|
08910572
|
Filing Dt:
|
08/01/1997
|
|
Title:
|
CONTROL SYSTEM FOR A HYBRID VEHICLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/1998
|
Application #:
|
08912899
|
Filing Dt:
|
08/15/1997
|
|
Title:
|
FIELD EFFECT TRANSISTOR COMPRISING ELECTRICALLY CONDUCTIVE PLUGS HAVING MONOCRYSTALLINE AND POLYCRYSTALLINE SILICON
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2002
|
Application #:
|
08916994
|
Filing Dt:
|
08/21/1997
|
|
Title:
|
SYSREM FOR TESTING INTEGRATED CIRCUIT DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
08921656
|
Filing Dt:
|
08/28/1997
|
|
Title:
|
RETICLE CLEANING WITHOUT DAMAGING PELLICLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
08923108
|
Filing Dt:
|
09/04/1997
|
|
Title:
|
METHOD FOR ISOLATING SEMICONDUCTOR DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08923141
|
Filing Dt:
|
09/04/1997
|
|
Title:
|
A METHOD FOR DEVELOPING SHALLOW TRENCH ISOLATION IN A SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
08924508
|
Filing Dt:
|
09/05/1997
|
|
Title:
|
METHOD AND APPARATUS FOR INTERFACING A PROCESSOR TO A COPROCESSOR FOR COMMUNICATING REGISTER WRITE INFORMATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
08925060
|
Filing Dt:
|
09/09/1997
|
|
Title:
|
METHOD FOR FABRICATING A CAPACITOR OF A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/1999
|
Application #:
|
08931370
|
Filing Dt:
|
09/16/1997
|
|
Title:
|
SINGLE SIDEBAND DOUBLE QUADRATURE MODULATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2000
|
Application #:
|
08940703
|
Filing Dt:
|
09/30/1997
|
|
Title:
|
ALPHANUMERIC DISPLAY WITH 21-DOT MATRIX FORMAT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
08943184
|
Filing Dt:
|
10/03/1997
|
|
Title:
|
CLOCK SIGNAL PHASE COMPARATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2000
|
Application #:
|
08957781
|
Filing Dt:
|
10/24/1997
|
|
Title:
|
LOW VOLTAGE TRANSISTOR STRUCTURE HAVING A GROOVED GATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/1999
|
Application #:
|
08959648
|
Filing Dt:
|
10/28/1997
|
|
Title:
|
METHOD FOR FORMING TEXTURIZED POLYSILICON
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/1999
|
Application #:
|
08960081
|
Filing Dt:
|
10/24/1997
|
|
Title:
|
SEMICONDUCTOR APPARATUS HAVING A LEADFRAME WITH COATED LEADS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08961412
|
Filing Dt:
|
10/30/1997
|
|
Title:
|
INTEGRATED CIRCUIT TEST HEAD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/1999
|
Application #:
|
08961544
|
Filing Dt:
|
10/30/1997
|
|
Title:
|
MEMORY DEVICE HAVING DIVIDED GLOBAL BIT LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
08966703
|
Filing Dt:
|
11/10/1997
|
|
Title:
|
SEMICONDUCTOR CHIP PACKAGE AND METHOD FOR FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2000
|
Application #:
|
08968085
|
Filing Dt:
|
11/12/1997
|
|
Title:
|
METHODS OF FORMING FIELD EFFECT TRANSISTORS AND RELATED FIELD EFFECT TRANSISTOR CONSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2000
|
Application #:
|
08974015
|
Filing Dt:
|
11/19/1997
|
|
Title:
|
SOLVENT PREWET AND METHOD TO DISPENSE THE SOLVENT PREWET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
08978083
|
Filing Dt:
|
11/25/1997
|
|
Title:
|
GRAPHICAL EDITOR FOR DEFINING MEMORY TEST SEQUENCES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/1999
|
Application #:
|
08979235
|
Filing Dt:
|
11/26/1997
|
|
Title:
|
A METHOD FOR FABRICATING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/1999
|
Application #:
|
08984730
|
Filing Dt:
|
12/04/1997
|
|
Title:
|
POLISHING SYSTEMS METHODS OF POLISHING SUBSTRATES AND METHOD OF PREAPARING LIQUIDS FOR SEMICONDUCTOR FABRICATION PROCESS.
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
08991618
|
Filing Dt:
|
12/16/1997
|
|
Title:
|
CELL ARRAY AND SENSE AMPLIFIER STRUCTURE EXHIBITING IMPROVED NOISE CHARACTERISTIC AND REDUCED SIZE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
08995991
|
Filing Dt:
|
12/22/1997
|
|
Title:
|
ADDRESS COUNTER CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
08996095
|
Filing Dt:
|
12/22/1997
|
|
Title:
|
DELAYED LOCKED LOOP IMPLEMENTATION IN A SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/1999
|
Application #:
|
08999002
|
Filing Dt:
|
12/29/1997
|
|
Title:
|
FLEXIBLE DRAM ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/1999
|
Application #:
|
09000954
|
Filing Dt:
|
12/30/1997
|
|
Title:
|
DATA-BIT REDUNDANCY IN SEMICONDUCTOR MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09000968
|
Filing Dt:
|
12/30/1997
|
|
Title:
|
BIST MEMORY TEST SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2000
|
Application #:
|
09006479
|
Filing Dt:
|
01/13/1998
|
|
Title:
|
METHOD FOR FABRICATING FIELD EFFECT TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
09013095
|
Filing Dt:
|
01/26/1998
|
|
Title:
|
PLANARIZATION METHOD FOR A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
09015414
|
Filing Dt:
|
01/29/1998
|
|
Title:
|
INTEGRATED CIRCUITRY FUSE FORMING METHODS, INTEGRATED CIRCUITRY PROGRAMMING METHODS, AND RELATED INTEGRATED CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09028050
|
Filing Dt:
|
02/23/1998
|
|
Title:
|
ENHANCED CAPACITOR SHAPE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
09030130
|
Filing Dt:
|
02/25/1998
|
|
Title:
|
METHOD OF ANTI-FUSE REPAIR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2000
|
Application #:
|
09031868
|
Filing Dt:
|
02/27/1998
|
|
Title:
|
CIRCUITS AND METHODS FOR SELECTIVELY COUPLING REDUNDANT ELEMENTS INTO AN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/1999
|
Application #:
|
09031973
|
Filing Dt:
|
02/26/1998
|
|
Title:
|
CIRCUIT AND METHOD FOR TESTING A MEMORY DEVICE WITH A CELL PLATE GENERATOR HAVING A VARIABLE CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
09034517
|
Filing Dt:
|
03/04/1998
|
|
Title:
|
METHOD AND APPARATUS FOR EVALUATING INTERNAL FILM STRESS AT HIGH LATERAL RESOLUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2001
|
Application #:
|
09038252
|
Filing Dt:
|
03/10/1998
|
|
Title:
|
THERMAL PROCESSING OF METAL ALLOYS FOR AN IMPROVED CMP PROCESS IN INTEGRATED CIRCUIT FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2000
|
Application #:
|
09042791
|
Filing Dt:
|
03/17/1998
|
|
Title:
|
BORIDE ELECTRODES AND BARRIERS FOR CELL DIELECTRICS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
09046636
|
Filing Dt:
|
03/24/1998
|
|
Title:
|
METHOD FOR MULTILEVEL DRAM SENSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
09047760
|
Filing Dt:
|
03/24/1998
|
|
Title:
|
METHOD FOR DETECTING OR REPAIRING INTERCELL DEFECTS IN MORE THAN ONE ARRAY OF A MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2000
|
Application #:
|
09052249
|
Filing Dt:
|
03/31/1998
|
|
Title:
|
METHODS OF DESIGNING AND FABRICATING INTERGRATED CIRCUITS WHICH TAKE INTO ACCOUNT CAPACITIVE LOADING BY THE INTERGRATED CIRCUIT POTTING MATERIAL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
09054872
|
Filing Dt:
|
04/03/1998
|
|
Title:
|
EFFICIENT DIGITAL ITU-COMPLIANT ZERO-BUFFERING DTMF DETECTION USING THE NON-UNIFORM DISCRETE FOURIER TRANSFORM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
09057537
|
Filing Dt:
|
04/09/1998
|
|
Title:
|
METHOD OF FABRICATION A SOURCE/DRAIN WITH LDD AND HALO
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
09060981
|
Filing Dt:
|
04/15/1998
|
|
Title:
|
BALL GRID ARRAY PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/1999
|
Application #:
|
09063529
|
Filing Dt:
|
04/21/1998
|
|
Title:
|
STAGGERED PIPELINE ACCESS SCHEME FOR SYNCHRONOUS RANDOM ACCESS MEM0RY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2000
|
Application #:
|
09065487
|
Filing Dt:
|
04/24/1998
|
|
Title:
|
METHOD OF FABRICATING GATE ELECTRODES OF TWIN-WELL CMOS DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2002
|
Application #:
|
09066614
|
Filing Dt:
|
04/24/1998
|
|
Title:
|
SEMICONDUCTOR PROCESSING METHODS OF POLISHING ALUMINUM-COMPRISING LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09069140
|
Filing Dt:
|
04/29/1998
|
|
Title:
|
DIGITAL DELAY LOCKED LOOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2000
|
Application #:
|
09083886
|
Filing Dt:
|
05/26/1998
|
|
Title:
|
FIN-SHAPED CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09092732
|
Filing Dt:
|
06/05/1998
|
|
Title:
|
METHOD AND SYSTEM FOR STATE-DEPENDENT ADMISSION CONTROL AND ROUTING OF MULTI-RATE CIRCUIT-SWITCHED TRAFFIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/12/2002
|
Application #:
|
09093217
|
Filing Dt:
|
06/08/1998
|
|
Title:
|
SELECTIVE METHOD TO FORM ROUGHENED SILICON
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
09099464
|
Filing Dt:
|
06/18/1998
|
|
Title:
|
REGULATED DRAM CELL PLATE AND PRECHARGE VOLTAGE GENERATOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2000
|
Application #:
|
09099765
|
Filing Dt:
|
06/19/1998
|
|
Title:
|
SHARED LENGTH CELL FOR IMPROVED CAPACITANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09106308
|
Filing Dt:
|
06/29/1998
|
|
Title:
|
SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY IN A SEMICONDUCTOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/04/2001
|
Application #:
|
09106755
|
Filing Dt:
|
06/30/1998
|
|
Title:
|
PROCESS, VOLTAGE, TEMPERATURE INDEPENDENT SWITCHED DELAY COMPENSATION SCHEME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2001
|
Application #:
|
09107929
|
Filing Dt:
|
06/30/1998
|
|
Title:
|
SEMICONDUCTOR CONSTRUCTIONS COMPRISING ALUMINUM-CONTAINING LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/23/2002
|
Application #:
|
09118835
|
Filing Dt:
|
07/20/1998
|
|
Publication #:
|
|
Pub Dt:
|
08/09/2001
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR INSPECTING WAFERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09119355
|
Filing Dt:
|
07/20/1998
|
|
Title:
|
ALUMINUM-BERYLLIUM ALLOYS FOR AIR BRIDGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2004
|
Application #:
|
09121528
|
Filing Dt:
|
07/23/1998
|
|
Title:
|
CONTINUOUS GOOD STEP COVERAGE CVD PLATINUM METAL DEPOSITION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2002
|
Application #:
|
09123486
|
Filing Dt:
|
07/28/1998
|
|
Title:
|
LOCAL AREA NETWORK OF SERIAL INTELLIGENT CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
09123634
|
Filing Dt:
|
07/28/1998
|
|
Title:
|
MULTIPLICATION OF STORAGE CAPACITANCE IN MEMORY CELLS BY USING THE MILLER EFFECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09126877
|
Filing Dt:
|
07/30/1998
|
|
Title:
|
A SEMICONDUCTOR CIRCUIT DESIGN METHOD FOR EMPLOYING SPACING CONSTRAINTS AND CIRCUITS THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09127443
|
Filing Dt:
|
07/31/1998
|
|
Title:
|
THIN FILM TRANSISTOR FOR ANTISTATIC CIRCUIT AND METHOD FOR FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2003
|
Application #:
|
09129878
|
Filing Dt:
|
08/06/1998
|
|
Publication #:
|
|
Pub Dt:
|
11/15/2001
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY ASYNCHRONOUS PIPELINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/1999
|
Application #:
|
09133586
|
Filing Dt:
|
08/13/1998
|
|
Title:
|
CIRCUIT FOR CANCELLING AND REPLACING REDUNDANT ELEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2001
|
Application #:
|
09133714
|
Filing Dt:
|
08/13/1998
|
|
Title:
|
CIRCUIT FOR CANCELLING AND REPLACING REDUNDANT ELEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09135377
|
Filing Dt:
|
08/17/1998
|
|
Title:
|
INTEGRATED CIRCUITRY FUSE FORMING METHODS, INTEGRATED CIRCUITRY PROGRAMMING METHODS, AND RELATED INTEGRATED CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
09135392
|
Filing Dt:
|
08/17/1998
|
|
Title:
|
INTEGRATED CIRCUITRY FUSE FORMING METHODS, INTEGRATED CIRCUITRY PROGRAMMING METHODS, AND RELATED INTEGRATED CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2001
|
Application #:
|
09138811
|
Filing Dt:
|
08/21/1998
|
|
Title:
|
GRADED LAYER FOR USE IN SEMICONDUCTOR CIRCUITS AND METHOD FOR MAKING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2002
|
Application #:
|
09139934
|
Filing Dt:
|
08/26/1998
|
|
Publication #:
|
|
Pub Dt:
|
01/10/2002
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR SELECTIVELY INCREASING SURFACE TEMPERATURE OF AN OBJECT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
09140878
|
Filing Dt:
|
08/27/1998
|
|
Title:
|
METHODS FOR PREPARING RUTHENIUM METAL FILMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
09140932
|
Filing Dt:
|
08/27/1998
|
|
Title:
|
METHODS FOR PREPARING RUTHENIUM OXIDE FILMS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09141321
|
Filing Dt:
|
08/27/1998
|
|
Title:
|
COMMUNICATIONS AND CONTROL NETWORK HAVING MULTIPLE POWER SUPPLIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2001
|
Application #:
|
09141384
|
Filing Dt:
|
08/27/1998
|
|
Title:
|
SURFACE CLEANING APPARATUS AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
09143096
|
Filing Dt:
|
08/28/1998
|
|
Title:
|
METHOD FOR MANUFACTURING A CAPACITOR OF A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2001
|
Application #:
|
09143283
|
Filing Dt:
|
08/28/1998
|
|
Title:
|
DEVICE AND METHOD FOR REPAIRING A SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2002
|
Application #:
|
09146299
|
Filing Dt:
|
09/03/1998
|
|
Title:
|
ISOLATION AND/OR REMOVAL OF IONIC CONTAMINANTS FROM PLANARIZATION FLUID COMPOSITIONS USING MACROCYCLIC POLYETHERS AND METHODS OF USING SUCH COMPOSITIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2001
|
Application #:
|
09146866
|
Filing Dt:
|
09/03/1998
|
|
Title:
|
DIFFUSION BARRIER LAYERS AND METHODS OF FORMING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2000
|
Application #:
|
09148032
|
Filing Dt:
|
09/03/1998
|
|
Title:
|
GAPPED-PLATE CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2000
|
Application #:
|
09151601
|
Filing Dt:
|
09/11/1998
|
|
Title:
|
SEMICONDUCTOR DEVICE HAVING CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09153053
|
Filing Dt:
|
09/15/1998
|
|
Title:
|
METHODS AND SOLUTIONS FOR CLEANING POLISHED ALUMINUM-CONTAINING LAYERS, METHODS FOR MAKING METALLIZATION STRUCTURES, AND THE STRUCTURES RESULTING FROM THESE METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
09153088
|
Filing Dt:
|
09/14/1998
|
|
Title:
|
SEMICONDUCTOR CONSTRUCTUIONS COMPRISING ELECTRICALLY CONDUCTIVE PLUGS HAVING MONOCRYSTALLINE AND POLYCRYSTALLINE SILICON
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/1999
|
Application #:
|
09163341
|
Filing Dt:
|
09/30/1998
|
|
Title:
|
BI-DIRECTIONAL DATA BUS SCHEME WITH OPTIMIZED READ AND WRITE CHARACTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/1999
|
Application #:
|
09167042
|
Filing Dt:
|
10/05/1998
|
|
Title:
|
MEMORY DEVICE WITH DISTRIBUTED VOLTAGE REGULATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09168886
|
Filing Dt:
|
10/09/1998
|
|
Title:
|
METHOD FOR FABRICATING A SURFACE MOUNTING TYPE SEMICONDUCTOR CHIP PACKAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
09182494
|
Filing Dt:
|
10/30/1998
|
|
Publication #:
|
|
Pub Dt:
|
11/29/2001
| | | | |
|
Title:
|
HIGH BANDWIDTH MEMORY INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09182495
|
Filing Dt:
|
10/30/1998
|
|
Title:
|
COLUMN REDUNDANCY CIRCUIT WITH REDUCED SIGNAL PATH DELAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2000
|
Application #:
|
09182943
|
Filing Dt:
|
10/29/1998
|
|
Title:
|
WORD LINE DRIVER FOR SEMICONDUCTOR MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2000
|
Application #:
|
09184918
|
Filing Dt:
|
11/02/1998
|
|
Title:
|
METHODS OF FABRICATING CONDUCTIVE LINES IN INTEGRATED CIRCUITS USING INSULATING SIDEWALL SPACERS AND CONDUCTIVE LINES SO FABRICATED
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2000
|
Application #:
|
09186354
|
Filing Dt:
|
11/05/1998
|
|
Title:
|
METHOD OF PREVENTING BOWING IN A VIA FORMATION PROCESS
|
|
