|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
10336087
|
Filing Dt:
|
01/03/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/17/2003
| | | | |
|
Title:
|
SOLUTIONS OF METAL-COMPRISING MATERIALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2004
|
Application #:
|
10336849
|
Filing Dt:
|
01/06/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/14/2003
| | | | |
|
Title:
|
METHOD AND CIRCUIT FOR ACCELERATING REDUNDANT ADDRESS MATCHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2004
|
Application #:
|
10336850
|
Filing Dt:
|
01/06/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/14/2003
| | | | |
|
Title:
|
HIGH SPEED DRAM ARCHITECTURE WITH UNIFORM ACCESS LATENCY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
10336851
|
Filing Dt:
|
01/06/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/31/2003
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR ACCELERATING SIGNAL EQUALIZATION BETWEEN A PAIR OF SIGNAL LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2007
|
Application #:
|
10337346
|
Filing Dt:
|
01/07/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/21/2003
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR SIMULTANEOUS DIFFERENTIAL DATA SENSING AND CAPTURE IN A HIGH SPEED MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2005
|
Application #:
|
10337972
|
Filing Dt:
|
01/07/2003
|
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR SYNCHRONIZATION OF ROW AND COLUMN ACCESS OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
10339695
|
Filing Dt:
|
01/08/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/17/2003
| | | | |
|
Title:
|
METHODS OF FORMING NITROGEN-CONTAINING MASSES, SILICON NITRIDE LAYERS, AND CAPACITOR CONSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2005
|
Application #:
|
10346980
|
Filing Dt:
|
01/16/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/15/2004
| | | | |
|
Title:
|
DEVICE ADDRESSING GAS CONTAMINATION IN A WET PROCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/02/2003
|
Application #:
|
10348062
|
Filing Dt:
|
01/17/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/12/2003
| | | | |
|
Title:
|
DELAYED LOCKED LOOP IMPLEMENTATION IN A SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2004
|
Application #:
|
10349015
|
Filing Dt:
|
01/21/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
|
Title:
|
ALUMINUM-BERYLLIUM ALLOYS FOR AIR BRIDGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2005
|
Application #:
|
10351593
|
Filing Dt:
|
01/27/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
|
Title:
|
CONTENT ADDRESSABLE MEMORY CELL HAVING IMPROVED LAYOUT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
10352372
|
Filing Dt:
|
01/27/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
|
Title:
|
SYNCHRONIZATION CIRCUIT AND METHOD WITH TRANSPARENT LATCHES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2005
|
Application #:
|
10356089
|
Filing Dt:
|
01/31/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
|
Title:
|
MEASUREMENT OF PACKET LOSS RATIO IN A NETWORK USING END-POINT DATA
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2004
|
Application #:
|
10357394
|
Filing Dt:
|
02/04/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
|
Title:
|
SEARCHLINE CONTROL CIRCUIT AND POWER REDUCTION METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
10365204
|
Filing Dt:
|
02/11/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/21/2003
| | | | |
|
Title:
|
SOLVATED RUTHENIUM PRECURSORS FOR DIRECT LIQUID INJECTION OF RUTHENIUM AND RUTHENIUM OXIDE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2004
|
Application #:
|
10372813
|
Filing Dt:
|
02/26/2003
|
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
|
Title:
|
INTEGRATED DECOUPLING CAPACITORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10375994
|
Filing Dt:
|
02/27/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/14/2003
| | | | |
|
Title:
|
METHOD FOR REPAIRING A SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/20/2004
|
Application #:
|
10376936
|
Filing Dt:
|
02/28/2003
|
|
Publication #:
|
|
Pub Dt:
|
09/25/2003
| | | | |
|
Title:
|
ERASE BLOCK ARCHITECTURE FOR NON-VOLATILE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
10380538
|
Filing Dt:
|
08/29/2003
|
|
Publication #:
|
|
Pub Dt:
|
02/12/2004
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR TRANSMISSION-LINE TERMINATION BY SIGNAL CANCELLATION, AND APPLICATIONS THEREOF
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/01/2005
|
Application #:
|
10386148
|
Filing Dt:
|
03/11/2003
|
|
Publication #:
|
|
Pub Dt:
|
11/20/2003
| | | | |
|
Title:
|
TEMPERATURE-DEPENDENT REFRESH CYCLE FOR DRAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2007
|
Application #:
|
10391952
|
Filing Dt:
|
03/18/2003
|
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
|
Title:
|
INTEGRATED CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10392114
|
Filing Dt:
|
03/18/2003
|
|
Publication #:
|
|
Pub Dt:
|
09/25/2003
| | | | |
|
Title:
|
METHOD FOR PRODUCING WATER FOR USE IN MANUFACTURING SEMICONDUCTORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2004
|
Application #:
|
10393696
|
Filing Dt:
|
03/20/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
|
Title:
|
DRAM CELL CONSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2004
|
Application #:
|
10395318
|
Filing Dt:
|
03/21/2003
|
|
Publication #:
|
|
Pub Dt:
|
09/25/2003
| | | | |
|
Title:
|
BI-DIRECTIONAL AMPLIFIER AND METHOD FOR ACCELERATED BUS LINE COMMUNICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2004
|
Application #:
|
10395656
|
Filing Dt:
|
03/21/2003
|
|
Publication #:
|
|
Pub Dt:
|
09/25/2003
| | | | |
|
Title:
|
ARRAYED PROCESSING ELEMENT REDUNDANCY ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/24/2004
|
Application #:
|
10396902
|
Filing Dt:
|
03/25/2003
|
|
Publication #:
|
|
Pub Dt:
|
09/25/2003
| | | | |
|
Title:
|
INTEGRATED CIRCUIT CHIP HAVING ANTI-MOISTURE-ABSORPTION FILM AT EDGE THEREOF AND METHOD OF FORMING ANTI-MOISTURE-ABSORPTION FILM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
10402130
|
Filing Dt:
|
03/31/2003
|
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
|
Title:
|
TIMING VERNIER USING A DELAY LOCKED LOOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2008
|
Application #:
|
10403526
|
Filing Dt:
|
04/01/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR PROVIDING DC POWER ON LOCAL TELEPHONE LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
10409141
|
Filing Dt:
|
04/09/2003
|
|
Publication #:
|
|
Pub Dt:
|
12/18/2003
| | | | |
|
Title:
|
DUAL CONTROL ANALOG DELAY ELEMENT AND RELATED DELAY METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2006
|
Application #:
|
10410375
|
Filing Dt:
|
04/09/2003
|
|
Publication #:
|
|
Pub Dt:
|
10/09/2003
| | | | |
|
Title:
|
FREQUENCY DIVISION MULTIPLEXING SYSTEM WITH SELECTABLE RATE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2004
|
Application #:
|
10412251
|
Filing Dt:
|
04/14/2003
|
|
Publication #:
|
|
Pub Dt:
|
09/25/2003
| | | | |
|
Title:
|
TELEPHONE OUTLET FOR IMPLEMENTING A LOCAL AREA NETWORK OVER TELEPHONE LINES AND A LOCAL AREA NETWORK USING SUCH OUTLETS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
10417191
|
Filing Dt:
|
04/17/2003
|
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
|
Title:
|
AN APPARATUS FOR THE IN SITU ALIGNMENT OF A MASK AND A SEMICONDUCTOR WAFER.
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10423210
|
Filing Dt:
|
04/25/2003
|
|
Publication #:
|
|
Pub Dt:
|
11/06/2003
| | | | |
|
Title:
|
LOW K FILM APPLICATION FOR INTERLEVEL DIELECTRIC AND METHOD OF CLEANING ETCHED FEATURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
10423423
|
Filing Dt:
|
04/25/2003
|
|
Publication #:
|
|
Pub Dt:
|
10/09/2003
| | | | |
|
Title:
|
SEMICONDUCTOR CIRCUIT CONSTRUCTIONS,CAPACITOR CONSTRUCTIONS, AND METHODS OF FORMING SEMICONDUCTOR CIRCUIT CONSTRUCTIONS AND CAPACITOR CONSTRUCTIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/01/2008
|
Application #:
|
10425957
|
Filing Dt:
|
04/30/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/26/2004
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR PERFORMING REPEATED CONTENT ADDRESSABLE MEMORY SEARCHES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
10426988
|
Filing Dt:
|
04/30/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
|
Title:
|
ETCHING METHOD IN A SEMICONDUCTOR PROCESSING AND ETCHING SYSTEM FOR PERFORMING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10430378
|
Filing Dt:
|
05/07/2003
|
|
Publication #:
|
|
Pub Dt:
|
01/01/2004
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR INTERCONNECTING CONTENT ADDRESSABLE MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2005
|
Application #:
|
10430456
|
Filing Dt:
|
05/06/2003
|
|
Publication #:
|
|
Pub Dt:
|
10/23/2003
| | | | |
|
Title:
|
PROCESS FOR FABRICATING RUSIXOY-CONTAINING ADHESION LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2005
|
Application #:
|
10430457
|
Filing Dt:
|
05/06/2003
|
|
Publication #:
|
|
Pub Dt:
|
10/23/2003
| | | | |
|
Title:
|
CAPACITOR HAVING RUSIXOY-CONTAINING ADHESION LAYERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
10437494
|
Filing Dt:
|
05/14/2003
|
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
|
Title:
|
LOCALIZED ARRAY THRESHOLD VOLTAGE IMPLANT TO ENHANCE CHARGE STORAGE WITHIN DRAM MEMORY CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10444600
|
Filing Dt:
|
05/27/2003
|
|
Publication #:
|
|
Pub Dt:
|
10/23/2003
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR ACCELERATING RETRIEVAL OF DATA FROM A MEMORY SYSTEM WITH CACHE BY REDUCING LATENCY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/28/2008
|
Application #:
|
10448031
|
Filing Dt:
|
05/29/2003
|
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR DETERMINING ACCESS PERMISSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
10449640
|
Filing Dt:
|
06/02/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/15/2004
| | | | |
|
Title:
|
RECESSED GATE ELECTRODE MOS TRANSISTORS HAVING A SUBSTANTIALLY UNIFORM CHANNEL LENGTH ACROSS A WIDTH OF THE RECESSED GATE ELECTRODE AND METHODS OF FORMING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
10451544
|
Filing Dt:
|
06/24/2003
|
|
Title:
|
ADAPTER FOR MOUNTING A FACEPLATE OF A FIRST STYLE ON TO AN ELECTRICAL OUTLET CAVITY OF A SECOND STYLE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2005
|
Application #:
|
10455091
|
Filing Dt:
|
06/05/2003
|
|
Publication #:
|
|
Pub Dt:
|
11/06/2003
| | | | |
|
Title:
|
METHODS FOR STEREOLITHOGRAPHIC PROCESSING OF COMPONENTS AND ASSEMBLIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2009
|
Application #:
|
10469576
|
Filing Dt:
|
02/12/2004
|
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
|
Title:
|
TELEPHONE OUTLET WITH PACKET TELEPHONY ADAPTER, AND A NETWORK USING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
10491989
|
Filing Dt:
|
04/07/2004
|
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
|
Title:
|
ADDRESSABLE OUTLET, AND A NETWORK USING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
10492085
|
Filing Dt:
|
11/08/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
|
Title:
|
OUTLET WITH ANALOG SIGNAL ADAPTER, A METHOD FOR USE THEREOF AND A NETWORK USING SAID OUTLET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
10492411
|
Filing Dt:
|
04/12/2004
|
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
|
Title:
|
PRIVATE TELEPHONE NETWORK CONNECTED TO MORE THAN ONE PUBLIC NETWORK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
10511253
|
Filing Dt:
|
04/25/2005
|
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
|
Title:
|
MEMORY CHIP ARCHITECTURE HAVING NON-RECTANGULAR MEMORY BANKS AND METHOD FOR ARRANGING MEMORY BANKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/04/2008
|
Application #:
|
10547361
|
Filing Dt:
|
08/29/2005
|
|
Publication #:
|
|
Pub Dt:
|
11/23/2006
| | | | |
|
Title:
|
METHOD OF FABRICATING SUBSTRATELESS THIN FILM FIELD-EFFECT DEVICES AND AN ORGANIC THIN FILM TRANSISTOR OBTAINABLE BY THE METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2005
|
Application #:
|
10608719
|
Filing Dt:
|
06/26/2003
|
|
Publication #:
|
|
Pub Dt:
|
01/29/2004
| | | | |
|
Title:
|
SYNCHRONOUS SRAM-COMPATIBLE MEMORY AND METHOD OF DRIVING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/09/2010
|
Application #:
|
10614558
|
Filing Dt:
|
07/07/2003
|
|
Publication #:
|
|
Pub Dt:
|
01/15/2004
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR PROVIDING A PACKET BUFFER RANDOM ACCESS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
10617683
|
Filing Dt:
|
07/14/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
|
Title:
|
METHOD FOR FABRICATING METAL-OXIDE SEMICONDUCTOR TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2007
|
Application #:
|
10625320
|
Filing Dt:
|
07/23/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/18/2004
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR SEARCHING A FILTERING DATABASE WITH ONE SEARCH OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2005
|
Application #:
|
10638994
|
Filing Dt:
|
08/11/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/20/2004
| | | | |
|
Title:
|
DUTY CYCLE CORRECTION CIRCUIT AND DELAY LOCKED LOOP HAVING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/2004
|
Application #:
|
10639922
|
Filing Dt:
|
08/12/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
|
Title:
|
SRAM-COMPATIBLE MEMORY DEVICE EMPLOYING DRAM CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2006
|
Application #:
|
10645330
|
Filing Dt:
|
08/21/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
|
Title:
|
Delay locked loop implementation in a synchronous dynamic random access memory
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/13/2009
|
Application #:
|
10647664
|
Filing Dt:
|
08/25/2003
|
|
Publication #:
|
|
Pub Dt:
|
12/30/2004
| | | | |
|
Title:
|
START UP CIRCUIT FOR DELAY LOCKED LOOP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2005
|
Application #:
|
10653578
|
Filing Dt:
|
09/02/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
|
Title:
|
HIGH VOLTAGE SUPPLY CIRCUIT AND A METHOD OF SUPPLYING HIGH VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
10658468
|
Filing Dt:
|
09/10/2003
|
|
Publication #:
|
|
Pub Dt:
|
03/11/2004
| | | | |
|
Title:
|
METHOD OF FORMING FLOW-FILL STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
10663910
|
Filing Dt:
|
09/17/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/01/2004
| | | | |
|
Title:
|
CMOS OF SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10672816
|
Filing Dt:
|
09/26/2003
|
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
|
Title:
|
Semiconductor Processing Methods
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
10681344
|
Filing Dt:
|
10/09/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/22/2004
| | | | |
|
Title:
|
CAPACITOR OF AN INTEGRATED CIRCUIT DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2004
|
Application #:
|
10682489
|
Filing Dt:
|
10/10/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/22/2004
| | | | |
|
Title:
|
CAPACITOR OF AN INTEGRATED CIRCUIT DEVICE AND METHOD OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
10687165
|
Filing Dt:
|
10/16/2003
|
|
Publication #:
|
|
Pub Dt:
|
04/29/2004
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR SELECTING AN ENCRYPTION INTEGRATED CIRCUIT OPERATING MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2007
|
Application #:
|
10694761
|
Filing Dt:
|
10/29/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
|
Title:
|
ERROR CORRECTION SCHEME FOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
10702489
|
Filing Dt:
|
11/07/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/29/2004
| | | | |
|
Title:
|
MISMATCH-DEPENDENT POWER ALLOCATION TECHNIQUE FOR MATCH-LINE SENSING IN CONTENT-ADDRESSABLE MEMORIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/25/2008
|
Application #:
|
10702502
|
Filing Dt:
|
11/07/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/13/2004
| | | | |
|
Title:
|
PROCESS, VOLTAGE, TEMPERATURE INDEPENDENT SWITCHED DELAY COMPENSATION SCHEME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/20/2005
|
Application #:
|
10706244
|
Filing Dt:
|
11/12/2003
|
|
Publication #:
|
|
Pub Dt:
|
05/20/2004
| | | | |
|
Title:
|
CHEMICAL VAPOR DEPOSITION OF TITANIUM FROM TITANIUM TETRACHLORIDE AND HYDROCARBON REACTANTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
10724576
|
Filing Dt:
|
12/01/2003
|
|
Publication #:
|
|
Pub Dt:
|
01/06/2005
| | | | |
|
Title:
|
BLOCK PROGRAMMABLE PRIORITY ENCODER IN A CAM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
10730002
|
Filing Dt:
|
12/09/2003
|
|
Publication #:
|
|
Pub Dt:
|
08/26/2004
| | | | |
|
Title:
|
CLOCK LOGIC DOMINO CIRCUITS FOR HIGH-SPEED AND ENERGY EFFICIENT MICROPROCESSOR PIPELINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
10731764
|
Filing Dt:
|
12/09/2003
|
|
Publication #:
|
|
Pub Dt:
|
06/24/2004
| | | | |
|
Title:
|
DEMONSTRATION CONTROL ADJUNCT DEVICE FOR PRINTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10735897
|
Filing Dt:
|
12/16/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
|
Title:
|
METHOD FOR IMPROVED PROCESSING AND ETCHBACK OF A CONTAINER CAPACITOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
10736356
|
Filing Dt:
|
12/15/2003
|
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
|
Title:
|
METHOD AND PROBE CARD CONFIGURATION FOR TESTING A PLURALITY OF INTEGRATED CIRCUITS IN PARALLEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2005
|
Application #:
|
10739620
|
Filing Dt:
|
12/18/2003
|
|
Publication #:
|
|
Pub Dt:
|
11/04/2004
| | | | |
|
Title:
|
METHOD OF FABRICATING DIELECTRIC LAYER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2005
|
Application #:
|
10749892
|
Filing Dt:
|
12/31/2003
|
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE WITH MODIFIED GLOBAL INPUT/OUTPUT SCHEME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2007
|
Application #:
|
10768911
|
Filing Dt:
|
01/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
|
Title:
|
METHOD AND SYSTEM FOR DESIGN AND ROUTING IN TRANSPARENT OPTICAL NETWORKS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
10771043
|
Filing Dt:
|
02/03/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
|
Title:
|
DETECTION DEVICES, METHODS AND SYSTEMS FOR GAS PHASE MATERIALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2005
|
Application #:
|
10773247
|
Filing Dt:
|
02/09/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/26/2004
| | | | |
|
Title:
|
NETWORKS FOR TELEPHONY AND DATA COMMUNICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2007
|
Application #:
|
10793769
|
Filing Dt:
|
03/08/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/09/2004
| | | | |
|
Title:
|
LOCAL AREA NETWORK OF SERIAL INTELLEGENT CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2006
|
Application #:
|
10795986
|
Filing Dt:
|
03/10/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/02/2004
| | | | |
|
Title:
|
LOCAL AREA NETWORK OF SERIAL INTELLEGENT CELLS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
10798484
|
Filing Dt:
|
03/12/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/16/2004
| | | | |
|
Title:
|
DUTY CYCLE CORRECTION CIRCUIT OF DELAY LOCKED LOOP AND DELAY LOCKED LOOP HAVING THE DUTY CYCLE CORRECTION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2008
|
Application #:
|
10799877
|
Filing Dt:
|
03/15/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/09/2004
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10804182
|
Filing Dt:
|
03/19/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
|
Title:
|
HIGH SPEED DRAM ARCHITECTURE WITH UNIFORM ACCESS LATENCY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2006
|
Application #:
|
10807952
|
Filing Dt:
|
03/23/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/16/2004
| | | | |
|
Title:
|
REDUCED ASPECT RATIO DIGIT LINE CONTACT PROCESS FLOW USED DURING THE FORMATION OF A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10818692
|
Filing Dt:
|
04/06/2004
|
|
Publication #:
|
|
Pub Dt:
|
01/20/2005
| | | | |
|
Title:
|
CIRCUIT AND METHOD OF GENERATING A BOOSTED VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
10819025
|
Filing Dt:
|
04/06/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
|
Title:
|
ALUMINUM-BERYLLIUM ALLOYS FOR AIR BRIDGES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10819385
|
Filing Dt:
|
04/05/2004
|
|
Publication #:
|
|
Pub Dt:
|
02/01/2007
| | | | |
|
Title:
|
FLASH MEMORY DEVICE CAPABLE OF PREVENTING PROGRAM DISTURBANCE ACCORDING TO PARTIAL PROGRAMMING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
10822113
|
Filing Dt:
|
04/08/2004
|
|
Publication #:
|
|
Pub Dt:
|
09/30/2004
| | | | |
|
Title:
|
NANOTUBE SEMICONDUCTOR DEVICES AND METHODS FOR MAKING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
10827349
|
Filing Dt:
|
04/20/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
|
Title:
|
TELEPHONE OUTLET FOR IMPLEMENTING A LOCAL AREA NETWORK OVER TELEPHONE LINES AND A LOCAL AREA NETWORK USING SUCH OUTLETS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2005
|
Application #:
|
10834416
|
Filing Dt:
|
04/29/2004
|
|
Publication #:
|
|
Pub Dt:
|
01/06/2005
| | | | |
|
Title:
|
APPARATUS FOR FLEXIBLE DEACTIVATION OF WORD LINES OF DYNAMIC MEMORY MODULES AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2005
|
Application #:
|
10835945
|
Filing Dt:
|
04/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
|
Title:
|
SYSTEM FOR TESTING INTEGRATED CIRCUIT DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
10836053
|
Filing Dt:
|
04/30/2004
|
|
Publication #:
|
|
Pub Dt:
|
01/06/2005
| | | | |
|
Title:
|
SOLVENT PREWET AND METHOD TO DISPENSE THE SOLVENT PREWET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2011
|
Application #:
|
10836267
|
Filing Dt:
|
05/03/2004
|
|
Publication #:
|
|
Pub Dt:
|
01/13/2005
| | | | |
|
Title:
|
MODULAR OUTLET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/14/2012
|
Application #:
|
10838319
|
Filing Dt:
|
05/05/2004
|
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
|
Title:
|
OUTLET ADD-ON MODULE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
10840893
|
Filing Dt:
|
05/07/2004
|
|
Publication #:
|
|
Pub Dt:
|
12/30/2004
| | | | |
|
Title:
|
MANAGING POWER ON INTEGRATED CIRCUITS USING POWER ISLANDS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10841785
|
Filing Dt:
|
05/07/2004
|
|
Publication #:
|
|
Pub Dt:
|
11/10/2005
| | | | |
|
Title:
|
FLASH MEMORY DEVICE WITH IMPROVED PROGRAMMING PERFORMANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
10847337
|
Filing Dt:
|
05/18/2004
|
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
|
Title:
|
MICROLITHOGRAPHIC MASK STRUCTURES AND METHOD OF FABRICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2006
|
Application #:
|
10848913
|
Filing Dt:
|
05/18/2004
|
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
|
Title:
|
DATA DRIVING CIRCUIT AND SEMICONDUCTOR MEMORY DEVICE HAVING THE SAME
|
|
