Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 012884/0427 | |
| Pages: | 10 |
| | Recorded: | 05/09/2002 | | |
Conveyance: | SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
6
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2000
|
Application #:
|
08950029
|
Filing Dt:
|
10/14/1997
|
Title:
|
SYSTEM AND METHOD FOR ROUTING CONNECTIONS OF INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2000
|
Application #:
|
09083626
|
Filing Dt:
|
05/22/1998
|
Title:
|
A THREE DIMENSIONAL MOUNTING ASSEMBLY FOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2001
|
Application #:
|
09083631
|
Filing Dt:
|
05/22/1998
|
Title:
|
SYSTEM AND METHOD FOR PACKAGING INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2002
|
Application #:
|
09357481
|
Filing Dt:
|
07/19/1999
|
Title:
|
WAFER-LEVEL BURN-IN
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2001
|
Application #:
|
09504061
|
Filing Dt:
|
02/15/2000
|
Title:
|
Module and method for interconnecting integrated circuits that facilitates high speed signal propagation with reduced noiseM-7996US
|
|
|
Patent #:
|
|
Issue Dt:
|
06/04/2002
|
Application #:
|
09608446
|
Filing Dt:
|
06/29/2000
|
Title:
|
INTEGRATED CIRCUITS PACKAGING SYSTEM AND METHOD
|
|
Assignee
|
|
|
250 EAST FIFTH ST., STE. 1100 |
CINCINNATI, OHIO 45202 |
|
Correspondence name and address
|
|
TRACEY A. CHRISKE, ESQ.
|
|
425 WALNUT ST., STE. 1800
|
|
CINCINNATI, OH 45202
|
Search Results as of:
06/22/2024 08:09 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|