Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 067377/0429 | |
| Pages: | 9 |
| | Recorded: | 05/10/2024 | | |
| Attorney Dkt #: | 34300.2742 (L1596C) |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
18655091
|
Filing Dt:
|
05/03/2024
|
|
Publication #:
|
|
Pub Dt:
|
09/05/2024
| | | | |
|
Title:
|
ACCESSING DATA USING ERROR CORRECTION OPERATION(S) TO REDUCE LATENCY AT A MEMORY SUB-SYSTEM
|
|
|
Assignee
|
|
|
|
|
| 8000 SOUTH FEDERAL WAY |
| BOISE, IDAHO 83716-9632 |
|
|
Correspondence name and address
|
| |
PATENT DOCKET ADMINISTRATOR
|
| |
LOWENSTEIN SANDLER LLP
|
| |
ONE LOWENSTEIN DRIVE
|
| |
ROSELAND, NJ 07068
|
Search Results as of:
11/11/2024 07:58 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
