skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:032093/0430   Pages: 7
Recorded: 01/30/2014
Attorney Dkt #:329034-203
Conveyance: RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS).
Total properties: 40
1
Patent #:
Issue Dt:
04/29/2003
Application #:
09909499
Filing Dt:
07/20/2001
Publication #:
Pub Dt:
02/13/2003
Title:
DESERIALIZER
2
Patent #:
Issue Dt:
01/09/2007
Application #:
09909550
Filing Dt:
07/20/2001
Publication #:
Pub Dt:
02/06/2003
Title:
INTERLOCKING SONET/SDH NETWORK ARCHITECTURE
3
Patent #:
Issue Dt:
05/29/2007
Application #:
09941894
Filing Dt:
08/28/2001
Publication #:
Pub Dt:
03/13/2003
Title:
HITLESS RE-ROUTING IN COMPOSITE SWITCHES
4
Patent #:
NONE
Issue Dt:
Application #:
09969703
Filing Dt:
10/03/2001
Publication #:
Pub Dt:
05/08/2003
Title:
Fault-tolerant mesh network comprising interlocking ring networks
5
Patent #:
Issue Dt:
12/06/2005
Application #:
09973972
Filing Dt:
10/10/2001
Publication #:
Pub Dt:
04/24/2003
Title:
COMPOSITE ADD/DROP MULTIPLEXOR
6
Patent #:
Issue Dt:
02/27/2007
Application #:
09974448
Filing Dt:
10/10/2001
Publication #:
Pub Dt:
02/01/2007
Title:
SWITCHING NETWORK
7
Patent #:
Issue Dt:
07/15/2003
Application #:
10011938
Filing Dt:
12/05/2001
Publication #:
Pub Dt:
06/05/2003
Title:
SERIALIZER
8
Patent #:
Issue Dt:
02/10/2004
Application #:
10033200
Filing Dt:
12/27/2001
Title:
SYSTEM AND METHOD FOR SHIFTING THE PHASE OF A CLOCK SIGNAL
9
Patent #:
Issue Dt:
02/28/2006
Application #:
10035571
Filing Dt:
10/23/2000
Title:
MEMORY MANAGEMENT SYSTEM AND ALGORITHM FOR NETWORK PROCESSOR ARCHITECTURE
10
Patent #:
Issue Dt:
12/30/2003
Application #:
10041371
Filing Dt:
01/08/2002
Publication #:
Pub Dt:
07/10/2003
Title:
FORWARD ERROR CORRECTION AND FRAMING PROTOCOL
11
Patent #:
Issue Dt:
10/07/2008
Application #:
10053781
Filing Dt:
01/20/2002
Publication #:
Pub Dt:
07/24/2003
Title:
COHERENT PROVISIONING OF MULTIPLE TRAFFIC PATHS IN TRANSPORT NETWORKS
12
Patent #:
Issue Dt:
04/05/2005
Application #:
10112099
Filing Dt:
03/29/2002
Publication #:
Pub Dt:
10/02/2003
Title:
SIMPLIFYING THE LAYOUT OF PRINTED CIRCUIT BOARDS
13
Patent #:
Issue Dt:
09/11/2007
Application #:
10112100
Filing Dt:
03/29/2002
Publication #:
Pub Dt:
10/16/2003
Title:
REDUNDANT ADD/DROP MULTIPLEXOR
14
Patent #:
Issue Dt:
09/19/2006
Application #:
10112551
Filing Dt:
03/29/2002
Publication #:
Pub Dt:
10/30/2003
Title:
BI-DIRECTIONAL SERIALIZER/DESERIALIZER WITH DISCRETIONARY LOOP-BACK
15
Patent #:
Issue Dt:
01/09/2007
Application #:
10112556
Filing Dt:
03/29/2002
Publication #:
Pub Dt:
10/02/2003
Title:
ADD/DROP MULTIPLEXOR WITH AGGREGATE SERIALIZER/DESERIALIZERS
16
Patent #:
Issue Dt:
02/06/2007
Application #:
10112557
Filing Dt:
03/29/2002
Publication #:
Pub Dt:
10/02/2003
Title:
EXPANSION OF TELECOMMUNICATIONS NETWORKS WITH AUTOMATIC PROTECTION SWITCHING
17
Patent #:
Issue Dt:
12/05/2006
Application #:
10112566
Filing Dt:
03/29/2002
Publication #:
Pub Dt:
10/02/2003
Title:
COMPOSITE ADD/DROP MULTIPLEXOR WITH CRISSCROSS LOOP BACK
18
Patent #:
Issue Dt:
12/05/2006
Application #:
10116418
Filing Dt:
04/04/2002
Publication #:
Pub Dt:
10/09/2003
Title:
MULTIPLEXED AUTOMATIC PROTECTION SWITCHING CHANNELS
19
Patent #:
Issue Dt:
11/21/2006
Application #:
10116664
Filing Dt:
04/04/2002
Publication #:
Pub Dt:
10/30/2003
Title:
HITLESS RECONFIGUATION OF A SWITCHING NETWORK
20
Patent #:
Issue Dt:
05/22/2007
Application #:
10150474
Filing Dt:
05/17/2002
Publication #:
Pub Dt:
11/20/2003
Title:
REFERENCE TIMING ARCHITECTURE
21
Patent #:
NONE
Issue Dt:
Application #:
10193579
Filing Dt:
07/11/2002
Publication #:
Pub Dt:
01/15/2004
Title:
Overhead engine for telecommunications nodes
22
Patent #:
NONE
Issue Dt:
Application #:
10193580
Filing Dt:
07/11/2002
Publication #:
Pub Dt:
01/15/2004
Title:
Overhead processing in telecommunications nodes
23
Patent #:
Issue Dt:
03/25/2008
Application #:
10193621
Filing Dt:
07/11/2002
Publication #:
Pub Dt:
01/15/2004
Title:
MULTIPORT OVERHEAD CELL PROCESSOR FOR TELECOMMUNICATIONS NODES
24
Patent #:
NONE
Issue Dt:
Application #:
10194603
Filing Dt:
07/11/2002
Publication #:
Pub Dt:
01/15/2004
Title:
Hierarchical finite-state machines
25
Patent #:
Issue Dt:
03/25/2008
Application #:
10251325
Filing Dt:
09/19/2002
Publication #:
Pub Dt:
08/14/2003
Title:
DIFFERENTIATED SERVICES FOR A NETWORK PROCESSOR
26
Patent #:
Issue Dt:
02/07/2006
Application #:
10251946
Filing Dt:
09/19/2002
Publication #:
Pub Dt:
08/14/2003
Title:
VERTICAL INSTRUCTION AND DATA PROCESSING IN A NETWORK PROCESSOR ARCHITECTURE
27
Patent #:
Issue Dt:
01/07/2014
Application #:
10284619
Filing Dt:
10/31/2002
Publication #:
Pub Dt:
04/03/2003
Title:
ROBUST MESH TRANSPORT NETWORK COMPRISING CONJOINED RINGS
28
Patent #:
Issue Dt:
12/18/2007
Application #:
10413776
Filing Dt:
04/14/2003
Publication #:
Pub Dt:
01/22/2004
Title:
NETWORK PROCESSOR ARCHITECTURE
29
Patent #:
Issue Dt:
08/30/2011
Application #:
10413859
Filing Dt:
04/14/2003
Publication #:
Pub Dt:
12/18/2003
Title:
DATA FORWARDING ENGINE
30
Patent #:
NONE
Issue Dt:
Application #:
10446361
Filing Dt:
05/28/2003
Publication #:
Pub Dt:
12/02/2004
Title:
Uniform impedance printed circuit board
31
Patent #:
Issue Dt:
03/25/2008
Application #:
10630420
Filing Dt:
07/30/2003
Publication #:
Pub Dt:
02/03/2005
Title:
ECONOMICALLY EXPANSIBLE SWITCHING NETWORK
32
Patent #:
NONE
Issue Dt:
Application #:
11103978
Filing Dt:
04/12/2005
Publication #:
Pub Dt:
10/12/2006
Title:
Compact and hitlessly-resizable multi-channel queue
33
Patent #:
Issue Dt:
06/22/2010
Application #:
11935298
Filing Dt:
11/05/2007
Publication #:
Pub Dt:
05/08/2008
Title:
HIGHLY-SCALABLE HARDWARE-BASED TRAFFIC MANAGEMENT WITHIN A NETWORK PROCESSOR INTEGRATED CIRCUIT
34
Patent #:
NONE
Issue Dt:
Application #:
11935303
Filing Dt:
11/05/2007
Publication #:
Pub Dt:
06/05/2008
Title:
INTEGRATED CIRCUIT DEVICE INTERFACE WITH PARALLEL SCRAMBLER AND DESCRAMBLER
35
Patent #:
Issue Dt:
10/26/2010
Application #:
11945930
Filing Dt:
11/27/2007
Publication #:
Pub Dt:
05/29/2008
Title:
NETWORK PROCESSOR INTEGRATED CIRCUIT WITH A SOFTWARE PROGRAMMABLE SEARCH ENGINE COMMUNICATIONS MODULE
36
Patent #:
Issue Dt:
06/22/2010
Application #:
11957885
Filing Dt:
12/17/2007
Publication #:
Pub Dt:
07/10/2008
Title:
NETWORK PROCESSOR ARCHITECTURE
37
Patent #:
Issue Dt:
06/07/2011
Application #:
12045507
Filing Dt:
03/10/2008
Publication #:
Pub Dt:
09/11/2008
Title:
PROGRAMMABLE HARDWARE-BASED TRAFFIC POLICING
38
Patent #:
Issue Dt:
05/07/2013
Application #:
12603501
Filing Dt:
10/21/2009
Publication #:
Pub Dt:
04/22/2010
Title:
CLOCK REGENERATION FOR OPTICAL COMMUNICATIONS
39
Patent #:
Issue Dt:
10/14/2014
Application #:
12819587
Filing Dt:
06/21/2010
Publication #:
Pub Dt:
10/07/2010
Title:
NETWORK PROCESSOR ARCHITECTURE
40
Patent #:
NONE
Issue Dt:
Application #:
13219930
Filing Dt:
08/29/2011
Publication #:
Pub Dt:
12/22/2011
Title:
SYSTEM AND METHOD FOR GROUPING MULTIPLE PROCESSORS
Assignor
1
Exec Dt:
01/30/2014
Assignee
1
2055 GATEWAY PLACE, SUITE 650
SAN JOSE, CALIFORNIA 95110
Correspondence name and address
DLA PIPER LLP (US)
4365 EXECUTIVE DRIVE, SUITE 1100
ATTENTION: SUSAN REYNHOLDS
SAN DIEGO, CA 92121

Search Results as of: 06/19/2024 04:24 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT