skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:023282/0431   Pages: 5
Recorded: 09/25/2009
Attorney Dkt #:C1309/10001
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 13
1
Patent #:
Issue Dt:
09/22/1998
Application #:
08895305
Filing Dt:
07/16/1997
Title:
NESTED LOOP METHOD OF IDENTIFYING SYNCHRONOUS MEMORIES
2
Patent #:
Issue Dt:
11/30/1999
Application #:
08895307
Filing Dt:
07/16/1997
Title:
SYNCHRONOUS MEMORY TEST SYSTEM
3
Patent #:
Issue Dt:
01/30/2001
Application #:
08895550
Filing Dt:
07/16/1997
Title:
METHOD AND SYSTEM FOR AUTOMATIC SYNCHRONOUS MEMORY IDENTIFICATION
4
Patent #:
Issue Dt:
09/21/1999
Application #:
09032958
Filing Dt:
03/02/1998
Title:
CONTACT TEST METHOD AND SYSTEM FOR MEMORY TESTERS
5
Patent #:
Issue Dt:
05/23/2000
Application #:
09032968
Filing Dt:
03/02/1998
Title:
PROGRAMMABLE PULSE GENERATOR
6
Patent #:
Issue Dt:
12/28/1999
Application #:
09033285
Filing Dt:
03/02/1998
Title:
PARAMETRIC TEST SYSTEM AND METHOD
7
Patent #:
Issue Dt:
05/16/2000
Application #:
09033364
Filing Dt:
03/02/1998
Title:
TESTER SYSTEMS
8
Patent #:
Issue Dt:
06/15/1999
Application #:
09115001
Filing Dt:
07/14/1998
Title:
SYNCHRONOUS MEMORY TEST METHOD
9
Patent #:
Issue Dt:
06/22/1999
Application #:
09115386
Filing Dt:
07/14/1998
Title:
SYNCHRONOUS MEMORY TESTER
10
Patent #:
Issue Dt:
12/07/1999
Application #:
09193804
Filing Dt:
11/17/1998
Title:
METHOD AND SYSTEM FOR IDENIFYING A MEMORY MODULE CONFIGURATION
11
Patent #:
Issue Dt:
09/04/2001
Application #:
09267731
Filing Dt:
03/15/1999
Title:
METHOD AND SYSTEM FOR TESTING RAMBUS MEMORY MODULES
12
Patent #:
Issue Dt:
11/12/2002
Application #:
09943721
Filing Dt:
08/31/2001
Publication #:
Pub Dt:
03/14/2002
Title:
METHOD AND SYSTEM FOR TESTING RAMBUS MEMORY MODULES
13
Patent #:
Issue Dt:
05/10/2005
Application #:
09966541
Filing Dt:
09/27/2001
Publication #:
Pub Dt:
04/11/2002
Title:
METHOD AND SYSTEM FOR DISTRIBUTED TESTING OF ELECTRONIC DEVICES
Assignor
1
Exec Dt:
09/21/2009
Assignees
1
11001 LAKELINE BOULEVARD
BUILDING I, SUITE 150
AUSTIN, TEXAS 78717
2
SAMSUNG TECHNO PARK, #701, 471 WONCHUN-DONG
YEONGTONG-GU, SUWON-SI
GYEONGGI-DO, KOREA, DEMOCRATIC PEOPLE'S REPUBLIC OF 443-824
Correspondence name and address
SCOTT M. SLOMOWITZ
SEVEN PENN CENTER, 1635 MARKET STREET
11TH FLOOR
PHILADELPHIA, PA 19103

Search Results as of: 06/24/2024 10:15 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT