Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 021462/0433 | |
| Pages: | 5 |
| | Recorded: | 09/02/2008 | | |
Attorney Dkt #: | 119644 |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
6
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
08986430
|
Filing Dt:
|
12/07/1997
|
Title:
|
APPARATUS AND METHOD FOR A CACHE COHERENT SHARED MEMORY MULTIPROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09163294
|
Filing Dt:
|
09/29/1998
|
Title:
|
METHOD AND APPARATUS FOR ADDRESS TRANSFERS, SYSTEM SERIALIZATION, AND CENTRALIZED CACHE AND TRANSACTION CONTROL, IN A SYMETRIC MULTIPROCESSOR SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09281749
|
Filing Dt:
|
03/30/1999
|
Title:
|
CHANNEL INTERFACE AND PROTOCOLS FOR CACHE COHERENCY IN A SCALABLE SYMMETRIC MULTIPROCESSOR SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2003
|
Application #:
|
09349641
|
Filing Dt:
|
07/08/1999
|
Title:
|
FULLY CONNECTED CACHE COHERENT MULTIPROCESSING SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09570832
|
Filing Dt:
|
05/12/2000
|
Title:
|
APPARATUS AND METHOD FOR A CACHE COHERENT SHARED MEMORY MULTIPROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09927717
|
Filing Dt:
|
08/10/2001
|
Title:
|
METHOD AND APPARATUS FOR ADDRESS TRANSFERS, SYSTEM SERIALIZATION, AND CENTRALIZED CACHE AND TRANSACTION CONTROL, IN A SYMETRIC MULTIPROCESSOR SYSTEM
|
|
Assignee
|
|
|
160 GREENTREE DRIVE, SUITE 101 |
DOVER, DELAWARE 19904 |
|
Correspondence name and address
|
|
SCHWABE, WILLIAMSON & WYATT P.C.
|
|
1420 5TH, SUITE 3010
|
|
SEATTLE, WA 98101
|
Search Results as of:
08/08/2025 07:24 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|