Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 008227/0438 | |
| Pages: | 2 |
| | Recorded: | 10/18/1996 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
07/28/1998
|
Application #:
|
08731790
|
Filing Dt:
|
10/18/1996
|
Title:
|
CACHED SYNCHRONOUS DRAM ARCHITECTURE ALLOWING CONCURRENT DRAM OPERATIONS
|
|
Assignee
|
|
|
INTELLECTUAL PROPERTY LAW DEPT., 1000 RIVER ST., DEPT. 915/BLDG. 972E-2, ESSEX JUNCTION, VT 05452. |
OLD ORCHARD ROAD |
ARMONK, NEW YORK 10504 |
|
Correspondence name and address
|
|
IBM CORPORATION, IP LAW DEPT.
|
|
ROBERT A. WALSH
|
|
1000 RIVER ST.
|
|
DEPT. 915/BLDG. 972E-2
|
|
ESSEX JUNCTION, VT 05452
|
Search Results as of:
09/23/2024 10:19 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|