Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 016556/0442 | |
| Pages: | 4 |
| | Recorded: | 05/11/2005 | | |
Attorney Dkt #: | 1864.009US1 |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
11126556
|
Filing Dt:
|
05/11/2005
|
Publication #:
|
|
Pub Dt:
|
11/24/2005
| | | | |
Title:
|
Design method for implementing high memory algorithm on low internal memory processor using a direct memory access (DMA) engine
|
|
Assignee
|
|
|
CONSULATE 1, 1 RICHMOND ROAD |
BANGALORE 560 025, INDIA |
|
Correspondence name and address
|
|
PRAKASH NAMA
|
|
GLOBAL 1P SERVICES, PLLC, C/O
|
|
PORTFOLLOIP
|
|
P.O. BOX 52050
|
|
MINNEAPOLIS, MN 55402
|
Search Results as of:
06/20/2024 03:07 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|