Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 040947/0443 | |
| Pages: | 3 |
| | Recorded: | 01/11/2017 | | |
| Attorney Dkt #: | ST-16-EDI-0609US01 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/23/2018
|
Application #:
|
15403631
|
Filing Dt:
|
01/11/2017
|
|
Publication #:
|
|
Pub Dt:
|
07/12/2018
| | | | |
|
Title:
|
Voltage Comparator Circuit Including a Plurality of Voltage Controlled Delay Lines
|
|
|
Assignee
|
|
|
|
|
| ATLAS HOUSE, THIRD AVENUE, GLOBE PARK, |
| BUCKINGHAMSHIRE |
| MARLOW, UNITED KINGDOM SL7 1EY |
|
|
Correspondence name and address
|
| |
SLATER MATSIL, LLP - ST-EP
|
| |
17950 PRESTON ROAD, SUITE 1000
|
| |
DALLAS, TX 75252
|
Search Results as of:
11/12/2024 12:49 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
