Total properties:
10
|
|
Patent #:
|
|
Issue Dt:
|
01/16/1996
|
Application #:
|
08224249
|
Filing Dt:
|
04/07/1994
|
Title:
|
METHOD AND APPARATUS FOR SCHEDULING ACCESS TO A CSMA COMMUNICATION MEDIUM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/1997
|
Application #:
|
08388931
|
Filing Dt:
|
02/15/1995
|
Title:
|
INTEGRITY PROTECTION FOR PARITY CALCULATION FOR RAID PARITY CACHE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/1997
|
Application #:
|
08422005
|
Filing Dt:
|
04/12/1995
|
Title:
|
APPARATUS AND METHOD FOR CONTROLLING DATA FLOW BETWEEN A COMPUTER AND MEMORY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/1997
|
Application #:
|
08424771
|
Filing Dt:
|
04/18/1995
|
Title:
|
METHOD AND APPARATUS FOR STORING AND RETRIEVING ERROR CHECK INFORMATION
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1998
|
Application #:
|
08464101
|
Filing Dt:
|
06/05/1995
|
Title:
|
RESERVED CYLINDER FOR SCSI DEVICE WRITE BACK CACHE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/1998
|
Application #:
|
08703112
|
Filing Dt:
|
08/22/1996
|
Title:
|
BACKGROUND ARBITRATION MONITORING TO IMPROVE ACCESS ON LIGHTLY CONSUMED NETWORK
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
08738766
|
Filing Dt:
|
10/28/1996
|
Title:
|
CACHE RAM USING A SECONDARY CONTROLLER AND SWITCHING CIRCUIT AND IMPROVED CHASSIS ARRANGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/1998
|
Application #:
|
08740105
|
Filing Dt:
|
10/28/1996
|
Title:
|
METHOD FOR DETECTING CLOCK FAILURE AND SWITCHING TO BACKUP CLOCK
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/1999
|
Application #:
|
08808723
|
Filing Dt:
|
02/28/1997
|
Title:
|
I/O CONTROLLER SOFTWARE WITH EACH I/O COMMAND HAVING A PLURALITY OF NETS, EACH WITH A GROUP OF THREADS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/1998
|
Application #:
|
08834349
|
Filing Dt:
|
04/15/1997
|
Title:
|
DISK ARRAY SYSTEM INCLUDING A DUAL-PORTED STAGING MEMORY AND CONCURRENT REDUNDANCY CALCULATION CAPABILITY
|
|