skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:045195/0446   Pages: 25
Recorded: 01/23/2018
Conveyance: SECURITY AGREEMENT
Total properties: 118
Page 1 of 2
Pages: 1 2
1
Patent #:
Issue Dt:
12/02/1997
Application #:
08520028
Filing Dt:
08/28/1995
Title:
PROGRAMMABLE SUBSTRATE BIAS GENERATOR WITH CURRENT-MIRRORED DIFFERENTIAL COMPARATOR AND ISOLATED BULK-NODE SENSING TRANSISTOR FOR BIAS VOLTAGE CONTROL
2
Patent #:
Issue Dt:
06/09/1998
Application #:
08573407
Filing Dt:
12/15/1995
Title:
META-STABLE-RESISTANT FRONT-END TO A SYNCHRONIZER WITH ASYNCHRONOUS CLEAR AND ASYNCHRONOUS SECOND-STAGE CLOCK SELECTOR
3
Patent #:
Issue Dt:
02/11/1997
Application #:
08588902
Filing Dt:
01/19/1996
Title:
DIGITAL JITTER ATTENUATOR USING SELECTION OF MULTI-PHASE CLOCKS AND AUTO-CENTERING ELASTIC BUFFER
4
Patent #:
Issue Dt:
09/15/1998
Application #:
08622703
Filing Dt:
03/26/1996
Title:
PARALLEL MICRO-RELAY BUS SWITCH FOR COMPUTER NETWORK COMMUNICATION WITH REDUCED CROSSTALK AND LOW ON-RESISTANCE USING CHARGE PUMPS
5
Patent #:
Issue Dt:
02/10/1998
Application #:
08685142
Filing Dt:
07/23/1996
Title:
HIGH-DRIVE CMOS OUTPUT BUFFER WITH NOISE SUPRESSION USING PULSED DRIVERS AND NEIGHBOR-SENSING
6
Patent #:
Issue Dt:
02/17/1998
Application #:
08783626
Filing Dt:
01/14/1997
Title:
AVALANCHE-ENHANCED CMOS TRANSISTOR FOR EPROM/EEPROM AND ESD-PROTECTION STRUCTURES
7
Patent #:
Issue Dt:
10/05/1999
Application #:
08917148
Filing Dt:
08/25/1997
Title:
NOISE SUPRESSION USING NEIGHBOR-SENSING FOR A CMOS OUTPUT BUFFER WITH A LARGE DC CURRENT
8
Patent #:
Issue Dt:
12/08/1998
Application #:
08990894
Filing Dt:
12/15/1997
Title:
VOLTAGE BOOSTER WITH PULSED INITIAL CHARGING AND DELAYED CAPACITIVE BOOST USING CHARGE-PUMPED DELAY LINE
9
Patent #:
Issue Dt:
03/07/2000
Application #:
09004929
Filing Dt:
01/09/1998
Title:
BUS SWITCH HAVING BOTH P- AND N-CHANNEL TRANSISTORS FOR CONSTANT IMPEDANCE USING ISOLATION CIRCUIT FOR LIVE-INSERTION WHEN POWERED DOWN
10
Patent #:
Issue Dt:
04/18/2000
Application #:
09182347
Filing Dt:
10/29/1998
Title:
UNDERSHOOT-ISOLATING MOS BUS SWITCH
11
Patent #:
Issue Dt:
08/31/1999
Application #:
09197322
Filing Dt:
11/19/1998
Title:
VOLTAGE BOOSTER WITH REDUCED VPP CURRENT AND SELF-TIMED CONTROL LOOP WITHOUT PULSE GENERATOR
12
Patent #:
Issue Dt:
09/26/2000
Application #:
09264284
Filing Dt:
03/08/1999
Title:
ACCURATE PLL CHARGE PUMP WITH MATCHED UP/DOWN CURRENTS FROM VDS-COMPENSATED COMMON-GATE SWITCHES
13
Patent #:
Issue Dt:
09/05/2000
Application #:
09315775
Filing Dt:
05/20/1999
Title:
TRANSLATOR SWITCH TRANSISTOR WITH OUTPUT VOLTAGE ADJUSTED TO MATCH A REFERENCE BY CONTROLLING GATE AND SUBSTRATE CHARGE PUMPS
14
Patent #:
Issue Dt:
02/06/2001
Application #:
09432368
Filing Dt:
11/03/1999
Title:
CMOS OUTPUT BUFFER WITH NEGATIVE FEEDBACK DYNAMIC-DRIVE CONTROL AND DUAL P,N ACTIVE-TERMINATION TRANSMISSION GATES
15
Patent #:
Issue Dt:
03/27/2001
Application #:
09511011
Filing Dt:
02/23/2000
Title:
CMOS over voltage-tolerant output buffer without transmission gate
16
Patent #:
Issue Dt:
05/06/2003
Application #:
09607460
Filing Dt:
06/29/2000
Title:
BI-DIRECTIONAL UNDERSHOOT-ISOLATING BUS SWITCH WITH DIRECTIONAL CONTROL
17
Patent #:
Issue Dt:
01/01/2002
Application #:
09607558
Filing Dt:
06/29/2000
Title:
Triple-slope clock driver for reduced EMI
18
Patent #:
Issue Dt:
09/11/2001
Application #:
09681101
Filing Dt:
01/05/2001
Title:
Low-voltage differential-signalling output buffer with pre-emphasis
19
Patent #:
Issue Dt:
11/20/2001
Application #:
09681236
Filing Dt:
03/02/2001
Title:
Dual-sided undershoot-isolating bus switch
20
Patent #:
Issue Dt:
09/11/2001
Application #:
09681237
Filing Dt:
03/02/2001
Title:
Active fail- safe detect circuit for differential receiver
21
Patent #:
Issue Dt:
02/26/2002
Application #:
09681344
Filing Dt:
03/22/2001
Title:
Zero-DC-power active termination with CMOS overshoot and undershoot clamps
22
Patent #:
Issue Dt:
02/10/2004
Application #:
09681569
Filing Dt:
05/01/2001
Title:
MULTI-PORT PCI-TO-PCI BRIDGE WITH COMBINED ADDRESS FIFOS BUT SEPARATE DATA FIFOS FOR CONCURRENT TRANSACTIONS
23
Patent #:
Issue Dt:
07/23/2002
Application #:
09682459
Filing Dt:
09/05/2001
Title:
CMOS low-voltage PECL driver with initial current boost
24
Patent #:
Issue Dt:
11/26/2002
Application #:
09682736
Filing Dt:
10/11/2001
Title:
LOW-POWER SUBSTRATE BIAS GENERATOR DISABLED BY COMPARATORS FOR SUPPLY OVER-VOLTAGE PROTECTION AND BIAS TARGET VOLTAGE
25
Patent #:
Issue Dt:
04/01/2003
Application #:
09682993
Filing Dt:
11/06/2001
Title:
MOS VARIABLE CAPACITOR WITH CONTROLLED DC/DV AND VOLTAGE DROP ACROSS W OF GATE
26
Patent #:
Issue Dt:
08/06/2002
Application #:
09683127
Filing Dt:
11/21/2001
Title:
CAPACITIVLY-COUPLED EXTENDED SWING ZERO-DC-POWER ACTIVE TERMINATION WITH CMOS OVERSHOOT/UNDERSHOOT CLAMPS
27
Patent #:
Issue Dt:
01/06/2004
Application #:
09683709
Filing Dt:
02/05/2002
Title:
VARIABLE CAPACITOR USING MOS GATED DIODE WITH MULTIPLE SEGMENTS TO LIMIT DC CURRENT
28
Patent #:
Issue Dt:
06/24/2003
Application #:
09683744
Filing Dt:
02/08/2002
Title:
REDUCED CLOCK-SKEW IN A MULTI-OUTPUT CLOCK DRIVER BY SELECTIVE SHORTING TOGETHER OF CLOCK PRE-OUTPUTS
29
Patent #:
Issue Dt:
09/30/2003
Application #:
10063167
Filing Dt:
03/27/2002
Title:
VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO) USING MOS VARACTORS COUPLED TO AN ADJUSTABLE FREQUENCY-TUNING VOLTAGE
30
Patent #:
Issue Dt:
02/25/2003
Application #:
10063416
Filing Dt:
04/22/2002
Title:
FAIL-SAFE CIRCUIT WITH LOW INPUT IMPEDANCE USING ACTIVE-TRANSISTOR DIFFERENTIAL-LINE TERMINATORS
31
Patent #:
Issue Dt:
06/29/2004
Application #:
10063622
Filing Dt:
05/03/2002
Title:
PIN-TO-PIN ESD-PROTECTION STRUCTURE HAVING CROSS-PIN ACTIVATION
32
Patent #:
Issue Dt:
07/15/2003
Application #:
10064074
Filing Dt:
06/07/2002
Title:
POWER DOWN MODE SIGNALED BY DIFFERENTIAL TRANSMITTER'S HIGH-Z STATE DETECTED BY RECEIVER SENSING SAME VOLTAGE ON DIFFERENTIAL LINES
33
Patent #:
Issue Dt:
12/30/2003
Application #:
10064487
Filing Dt:
07/19/2002
Title:
ISOLATING CIRCUIT FOR P/N TRANSMISSION GATE DURING HOT-PLUG INSERTION
34
Patent #:
Issue Dt:
11/18/2003
Application #:
10064776
Filing Dt:
08/15/2002
Title:
LATCHED ACTIVE FAIL-SAFE CIRCUIT FOR PROTECTING A DIFFERENTIAL RECEIVER
35
Patent #:
Issue Dt:
07/08/2003
Application #:
10065222
Filing Dt:
09/26/2002
Title:
LOW-VOLTAGE DIFFERENTIAL DRIVER WITH OPENED EYE PATTERN
36
Patent #:
Issue Dt:
03/15/2005
Application #:
10065364
Filing Dt:
10/09/2002
Title:
STACKED-NMOS-TRIGGERED SCR DEVICE FOR ESD-PROTECTION
37
Patent #:
Issue Dt:
02/10/2004
Application #:
10065420
Filing Dt:
10/16/2002
Title:
CURRENT-COMPENSATED CMOS OUTPUT BUFFER ADJUSTING EDGE RATE FOR PROCESS, TEMPERATURE, AND VCC VARIATIONS
38
Patent #:
Issue Dt:
04/20/2004
Application #:
10248018
Filing Dt:
12/11/2002
Title:
SUBSTRATE-TRIGGERING OF ESD-PROTECTION DEVICE
39
Patent #:
Issue Dt:
09/14/2004
Application #:
10249280
Filing Dt:
03/27/2003
Title:
POWER-DOWN ACTIVATED BY DIFFERENTIAL-INPUT MULTIPLIER AND COMPARATOR
40
Patent #:
Issue Dt:
02/17/2004
Application #:
10249282
Filing Dt:
03/27/2003
Title:
VOLTAGE BOOSTER WITH INCREASED VOLTAGE BOOST USING TWO PUMPING CAPACITORS
41
Patent #:
Issue Dt:
04/20/2004
Application #:
10249413
Filing Dt:
04/07/2003
Title:
BUS RELAY AND VOLTAGE SHIFTER WITHOUT DIRECTION CONTROL INPUT
42
Patent #:
Issue Dt:
10/05/2004
Application #:
10249414
Filing Dt:
04/07/2003
Title:
CMOS DIFFERENTIAL INPUT BUFFER WITH SOURCE-FOLLOWER INPUT CLAMPS
43
Patent #:
Issue Dt:
05/25/2004
Application #:
10249581
Filing Dt:
04/21/2003
Title:
DATA REGISTER FOR BUFFERING DOUBLE-DATA-RATE DRAMS WITH REDUCED DATA-INPUT-PATH POWER CONSUMPTION
44
Patent #:
Issue Dt:
06/29/2004
Application #:
10249670
Filing Dt:
04/29/2003
Title:
DIRECT POWER-TO-GROUND ESD PROTECTION WITH AN ELECTROSTATIC COMMON-DISCHARGE LINE
45
Patent #:
Issue Dt:
09/20/2005
Application #:
10249845
Filing Dt:
05/12/2003
Title:
DDR MEMORY MODULES WITH INPUT BUFFERS DRIVING SPLIT TRACES WITH TRACE-IMPEDANCE MATCHING AT TRACE JUNCTIONS
46
Patent #:
Issue Dt:
02/22/2005
Application #:
10250000
Filing Dt:
05/27/2003
Title:
A DOUBLE-DATA RATE PHASE-LOCKED-LOOP WITH PHASE ALIGNERS TO REDUCE CLOCK SKEW
47
Patent #:
Issue Dt:
09/14/2004
Application #:
10604284
Filing Dt:
07/08/2003
Title:
CLOCK PRESENCE DETECTOR COMPARING DIFFERENTIAL CLOCK TO COMMON-MODE VOLTAGE
48
Patent #:
Issue Dt:
04/19/2005
Application #:
10604461
Filing Dt:
07/23/2003
Title:
A DIVIDE-BY-X.5 CIRCUIT WITH FREQUENCY DOUBLER AND DIFFERENTIAL OSCILLATOR
49
Patent #:
Issue Dt:
07/13/2004
Application #:
10604730
Filing Dt:
08/13/2003
Title:
A DUAL-LOOP PLL WITH DAC OFFSET FOR FREQUENCY SHIFT WHILE MAINTAINING INPUT TRACKING
50
Patent #:
Issue Dt:
01/24/2006
Application #:
10605321
Filing Dt:
09/22/2003
Title:
ACTIVE ESD SHUNT WITH TRANSISTOR FEEDBACK TO REDUCE LATCH-UP SUSCEPTIBILITY
51
Patent #:
Issue Dt:
09/21/2004
Application #:
10707041
Filing Dt:
11/17/2003
Title:
VARIABLE CAPACITOR USING MOS GATED DIODE WITH MULTIPLE SEGMENTS TO LIMIT DC CURRENT
52
Patent #:
Issue Dt:
08/09/2005
Application #:
10707249
Filing Dt:
12/01/2003
Title:
TRACE-IMPEDANCE MATCHING AT JUNCTIONS OF MULTI-LOAD SIGNAL TRACES TO ELIMINATE TERMINATION
53
Patent #:
Issue Dt:
12/12/2006
Application #:
10708095
Filing Dt:
02/09/2004
Title:
CONVERGING ERROR-RECOVERY FOR MULTI-BIT-INCREMENTING GRAY CODE
54
Patent #:
Issue Dt:
10/24/2006
Application #:
10708101
Filing Dt:
02/09/2004
Title:
ADAPTER BOARD FOR STACKING BALL-GRID-ARRAY (BGA) CHIPS
55
Patent #:
Issue Dt:
09/12/2006
Application #:
10708412
Filing Dt:
03/01/2004
Title:
DYNAMIC PCI-BUS PRE-FETCH WITH SEPARATE COUNTERS FOR COMMANDS OF DIFFERENT DATA-TRANSFER LENGTHS
56
Patent #:
Issue Dt:
08/16/2005
Application #:
10709267
Filing Dt:
04/26/2004
Title:
SELF-BIASING DIFFERENTIAL BUFFER WITH TRANSMISSION-GATE BIAS GENERATOR
57
Patent #:
Issue Dt:
11/15/2005
Application #:
10710298
Filing Dt:
06/30/2004
Title:
REDUCED-CAPACITANCE BUS SWITCH IN ISOLATED P-WELL SHORTED TO SOURCE AND DRAIN DURING SWITCHING
58
Patent #:
Issue Dt:
06/27/2006
Application #:
10710475
Filing Dt:
07/14/2004
Title:
MEMORY MODULE WITH DYNAMIC TERMINATION USING BUS SWITCHES TIMED BY MEMORY CLOCK AND CHIP SELECT
59
Patent #:
Issue Dt:
02/21/2006
Application #:
10710549
Filing Dt:
07/20/2004
Title:
CRYSTAL CLOCK GENERATOR OPERATING AT THIRD OVERTONE OF CRYSTAL'S FUNDAMENTAL FREQUENCY
60
Patent #:
Issue Dt:
07/18/2006
Application #:
10710978
Filing Dt:
08/16/2004
Publication #:
Pub Dt:
02/16/2006
Title:
MANUFACTURING PROCESS FOR A SURFACE-MOUNT METAL-CAVITY PACKAGE FOR AN OSCILLATOR CRYSTAL BLANK
61
Patent #:
Issue Dt:
07/24/2007
Application #:
10711869
Filing Dt:
10/11/2004
Title:
METHOD OF MAKING A SURFACE MOUNTABLE PCB MODULE
62
Patent #:
Issue Dt:
05/30/2006
Application #:
10904128
Filing Dt:
10/25/2004
Title:
4X CRYSTAL FREQUENCY MULTIPLIER WITH OP AMP BUFFER BETWEEN 2X MULTIPLIER STAGES
63
Patent #:
Issue Dt:
02/06/2007
Application #:
10904880
Filing Dt:
12/02/2004
Title:
DYNAMIC ALLOCATION OF PCI EXPRESS LANES USING A DIFFERENTIAL MUX TO AN ADDITIONAL LANE TO A HOST
64
Patent #:
Issue Dt:
12/09/2008
Application #:
10906783
Filing Dt:
03/07/2005
Title:
SHARED NETWORK-INTERFACE CONTROLLER (NIC) USING ADVANCED SWITCHING (AS) TURN-POOL ROUTING FIELD TO SELECT FROM AMONG MULTIPLE CONTEXTS FOR MULTIPLE PROCESSORS
65
Patent #:
Issue Dt:
01/20/2009
Application #:
10908515
Filing Dt:
05/16/2005
Title:
PSEUDO-ETHERNET SWITCH WITHOUT ETHERNET MEDIA-ACCESS-CONTROLLERS (MAC'S) THAT COPIES ETHERNET CONTEXT REGISTERS BETWEEN PCI-EXPRESS PORTS
66
Patent #:
Issue Dt:
01/24/2006
Application #:
10908683
Filing Dt:
05/23/2005
Title:
SUBSTRATE-SENSING VOLTAGE SENSOR FOR VOLTAGE COMPARATOR WITH VOLTAGE-TO-CURRENT CONVERTERS FOR BOTH REFERENCE AND INPUT VOLTAGES
67
Patent #:
Issue Dt:
09/04/2007
Application #:
11160730
Filing Dt:
07/06/2005
Publication #:
Pub Dt:
01/11/2007
Title:
WIDE-BAND HIGH-GAIN LIMITING AMPLIFIER WITH PARALLEL RESISTOR-TRANSISTOR SOURCE LOADS
68
Patent #:
Issue Dt:
04/22/2008
Application #:
11161612
Filing Dt:
08/09/2005
Title:
OPTIMIZED TOPOGRAPHIES FOR DYNAMIC ALLOCATION OF PCI EXPRESS LANES USING DIFFERENTIAL MUXES TO ADDITIONAL LANES TO A HOST
69
Patent #:
Issue Dt:
08/21/2007
Application #:
11162638
Filing Dt:
09/16/2005
Title:
VISUAL OR MULTIMEDIA INTERFACE BUS SWITCH WITH LEVEL-SHIFTED GROUND AND INPUT PROTECTION AGAINST NON-COMPLIANT TRANSMISSION-MINIMIZED DIFFERENTIAL SIGNALING (TMDS) TRANSMITTER
70
Patent #:
Issue Dt:
06/24/2008
Application #:
11164000
Filing Dt:
11/07/2005
Title:
PRE-EMPHASIS AND DE-EMPHASIS EMULATION AND WAVE SHAPING USING A PROGRAMMABLE DELAY WITHOUT USING A CLOCK
71
Patent #:
Issue Dt:
02/19/2008
Application #:
11306262
Filing Dt:
12/21/2005
Publication #:
Pub Dt:
03/29/2007
Title:
CRYSTAL CLOCK GENERATOR OPERATING AT THIRD OVERTONE OF CRYSTAL'S FUNDAMENTAL FREQUENCY
72
Patent #:
Issue Dt:
06/09/2009
Application #:
11306763
Filing Dt:
01/10/2006
Title:
MULTIPLE CHANNEL SWITCH USING DIFFERENTIAL DE-MUX AMPLIFIER AND DIFFERENTIAL MUX EQUALIZER
73
Patent #:
Issue Dt:
05/20/2008
Application #:
11308568
Filing Dt:
04/07/2006
Title:
DUTY CYCLE CORRECTION USING INPUT CLOCK AND FEEDBACK CLOCK OF PHASE-LOCKED-LOOP (PLL)
74
Patent #:
Issue Dt:
12/11/2007
Application #:
11308597
Filing Dt:
04/10/2006
Title:
FLOW-SPLITTING & BUFFERING PCI EXPRESS SWITCH TO REDUCE HEAD-OF-LINE BLOCKING
75
Patent #:
Issue Dt:
02/03/2009
Application #:
11749311
Filing Dt:
05/16/2007
Title:
SWIVELING OFFSET ADAPTER DONGLE FOR REDUCING BLOCKAGE OF CLOSELY-SPACED VIDEO CONNECTORS
76
Patent #:
Issue Dt:
07/03/2012
Application #:
12256624
Filing Dt:
10/23/2008
Publication #:
Pub Dt:
04/29/2010
Title:
REDRIVER WITH OUTPUT RECEIVER DETECTION THAT MIRRORS DETECTED TERMINATION ON OUTPUT TO INPUT
77
Patent #:
Issue Dt:
10/05/2010
Application #:
12277439
Filing Dt:
11/25/2008
Publication #:
Pub Dt:
05/27/2010
Title:
OUT-OF-BAND SIGNALING USING DETECTOR WITH EQUALIZER, MULTIPLIER AND COMPARATOR
78
Patent #:
Issue Dt:
03/29/2011
Application #:
12400708
Filing Dt:
03/09/2009
Title:
SERIAL LINK DRIVER INTERFACE FOR A COMMUNICATION SYSTEM
79
Patent #:
Issue Dt:
08/07/2012
Application #:
12424081
Filing Dt:
04/15/2009
Title:
MULTI-MODE CHARGER DEVICE
80
Patent #:
Issue Dt:
10/25/2011
Application #:
12704150
Filing Dt:
02/11/2010
Title:
CLOCK SIGNAL NOISE SHAPING
81
Patent #:
Issue Dt:
03/18/2014
Application #:
12902296
Filing Dt:
10/12/2010
Publication #:
Pub Dt:
04/12/2012
Title:
Trace Canceller with Equalizer Adjusted for Trace Length Driving Variable-Gain Amplifier with Automatic Gain Control Loop
82
Patent #:
Issue Dt:
05/14/2013
Application #:
12985556
Filing Dt:
01/06/2011
Publication #:
Pub Dt:
07/12/2012
Title:
SWITCHING SUPPLY CIRCUITS AND METHODS
83
Patent #:
Issue Dt:
03/19/2013
Application #:
13008328
Filing Dt:
01/18/2011
Title:
VOLTAGE CONVERSION
84
Patent #:
Issue Dt:
01/29/2013
Application #:
13071448
Filing Dt:
03/24/2011
Publication #:
Pub Dt:
09/27/2012
Title:
RE-DRIVER WITH PRE-EMPHASIS INJECTED THROUGH A TRANSFORMER AND TUNED BY AN L-C TANK
85
Patent #:
Issue Dt:
07/22/2014
Application #:
13218419
Filing Dt:
08/25/2011
Publication #:
Pub Dt:
02/28/2013
Title:
IN-SITU CABLE UNPLUG DETECTOR OPERATING DURING NORMAL SIGNALING MODE
86
Patent #:
Issue Dt:
06/17/2014
Application #:
13326020
Filing Dt:
12/14/2011
Publication #:
Pub Dt:
06/20/2013
Title:
SIGNAL CONDITIONING BY COMBINING PRECURSOR, MAIN, AND POST CURSOR SIGNALS WITHOUT A CLOCK SIGNAL
87
Patent #:
Issue Dt:
12/17/2013
Application #:
13487100
Filing Dt:
06/01/2012
Publication #:
Pub Dt:
09/20/2012
Title:
REDRIVER WITH OUTPUT RECEIVER DETECTION THAT MIRRORS DETECTED TERMINATION ON OUTPUT TO INPUT
88
Patent #:
Issue Dt:
05/12/2015
Application #:
13540515
Filing Dt:
07/02/2012
Title:
MULTI-MODE CHARGER DEVICE
89
Patent #:
Issue Dt:
04/22/2014
Application #:
13647180
Filing Dt:
10/08/2012
Publication #:
Pub Dt:
06/13/2013
Title:
ULTRA-SMALL CHIP PACKAGE AND METHOD FOR MANUFACTURING THE SAME
90
Patent #:
NONE
Issue Dt:
Application #:
13668933
Filing Dt:
11/05/2012
Publication #:
Pub Dt:
05/23/2013
Title:
Power Regulator for Driving Pulse Width Modulator
91
Patent #:
Issue Dt:
04/29/2014
Application #:
13684138
Filing Dt:
11/21/2012
Publication #:
Pub Dt:
03/28/2013
Title:
Voltage Level Shift Circuits And Methods
92
Patent #:
Issue Dt:
06/02/2015
Application #:
13713243
Filing Dt:
12/13/2012
Publication #:
Pub Dt:
06/19/2014
Title:
SEMICONDUCTOR DIODE ASSEMBLY
93
Patent #:
Issue Dt:
02/24/2015
Application #:
13713390
Filing Dt:
12/13/2012
Title:
Auto Plug-In And Plug-Out VGA Port Detection
94
Patent #:
Issue Dt:
08/12/2014
Application #:
13766647
Filing Dt:
02/13/2013
Title:
Intermediary Signal Conditioning Device With Interruptible Detection Mode
95
Patent #:
Issue Dt:
06/10/2014
Application #:
13833132
Filing Dt:
03/15/2013
Title:
DIFFERENTIAL VOLTAGE-MODE BUFFER WITH CURRENT INJECTION
96
Patent #:
Issue Dt:
07/28/2015
Application #:
14080379
Filing Dt:
11/14/2013
Publication #:
Pub Dt:
07/31/2014
Title:
REDRIVER WITH OUTPUT RECEIVER DETECTION THAT MIRRORS DETECTED TERMINATION ON OUTPUT TO INPUT
97
Patent #:
Issue Dt:
10/04/2016
Application #:
14138708
Filing Dt:
12/23/2013
Title:
Overvoltage Protection Analog Switch
98
Patent #:
Issue Dt:
08/11/2015
Application #:
14166563
Filing Dt:
01/28/2014
Publication #:
Pub Dt:
05/22/2014
Title:
TRACE CANCELLER WITH EQUALIZER ADJUSTED FOR TRACE LENGTH DRIVING VARIABLE-GAIN AMPLIFIER WITH AUTOMATIC GAIN CONTROL LOOP
99
Patent #:
Issue Dt:
01/24/2017
Application #:
14302722
Filing Dt:
06/12/2014
Publication #:
Pub Dt:
12/17/2015
Title:
HYBRID REPEATER FOR SUPPORTING BACKWARD COMPATIBILITY
100
Patent #:
Issue Dt:
02/16/2016
Application #:
14307340
Filing Dt:
06/17/2014
Publication #:
Pub Dt:
01/01/2015
Title:
In-Situ Cable Unplug Detector Operating During Normal Signaling Mode
Assignor
1
Exec Dt:
01/22/2018
Assignee
1
900 W. TRADE STREET
BANK OF AMERICA - GATEWAY VILLAGE MAIL CODE: NC1-026-06-03
CHARLOTTE, NORTH CAROLINA 28255-0001
Correspondence name and address
GREGORY T. PEALER
111 WEST MONROE STREET
CHAPMAN AND CUTLER LLP
CHICAGO, IL 60603

Search Results as of: 09/21/2024 06:19 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT