Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 010347/0447 | |
| Pages: | 3 |
| | Recorded: | 10/27/1999 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2001
|
Application #:
|
09428344
|
Filing Dt:
|
10/26/1999
|
|
Title:
|
PROCESS FOR REMOVING RESIST MASK OF INTEGRATED CIRCUIT STRUCTURE WHICH MITIGATES DAMAGE TO UNDERLYING LOW DIELECTRIC CONSTANT SILICON OXIDE DIELECTRIC LAYER
|
|
|
Assignee
|
|
|
|
|
| 1551 MCCARTHY BOULEVARD |
| MILPITAS, CALIFORNIA 95035 |
|
|
Correspondence name and address
|
| |
LSI LOGIC CORPORATION
|
| |
RALPH R. VESELI
|
| |
M/S D-106
|
| |
1551 MCCARTHY BOULEVARD
|
| |
MILPITAS, CA 95035 U.S.A.
|
Search Results as of:
06/25/2025 08:59 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
| 
