Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 008052/0450 | |
| Pages: | 3 |
| | Recorded: | 06/11/1996 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/08/1998
|
Application #:
|
08661578
|
Filing Dt:
|
06/11/1996
|
|
Title:
|
A MULTIPROCESSOR MEMORY CONTROLLING SYSTEM ASSOCIATING A WRITE HISTORY BIT (WHB) WITH ONE OR MORE MEMORY LOCATIONS IN CONTROLLING AND REDUCING INVALIDATION CYCLES OVER THE SYSTEM BUS
|
|
|
Assignee
|
|
|
|
|
| 4400 COMPUTER DRIVE |
| WESTBORO, MASSACHUSETTS 01580 |
|
|
Correspondence name and address
|
| |
DATA GENERAL CORPORATION
|
| |
ROBERT L. DULANEY
|
| |
4400 COMPUTER DRIVE
|
| |
WESTBORO MA 01580
|
Search Results as of:
08/17/2025 08:44 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
| 
