Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 045965/0455 | |
| Pages: | 5 |
| | Recorded: | 06/01/2018 | | |
Attorney Dkt #: | 1026-RT-15 |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
6
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2003
|
Application #:
|
09542420
|
Filing Dt:
|
04/04/2000
|
Title:
|
DYNAMIC REMAPPING OF ADDRESS REGISTERS FOR ADDRESS TRANSLATION BETWEEN MULTIPLE BUSSES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
10004718
|
Filing Dt:
|
12/03/2001
|
Publication #:
|
|
Pub Dt:
|
06/05/2003
| | | | |
Title:
|
POWER REDUCTION IN COMPUTING DEVICES USING MICRO-SLEEP INTERVALS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2007
|
Application #:
|
10818975
|
Filing Dt:
|
04/06/2004
|
Publication #:
|
|
Pub Dt:
|
10/27/2005
| | | | |
Title:
|
CORE-LEVEL PROCESSOR LOCKSTEPPING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
10818993
|
Filing Dt:
|
04/06/2004
|
Publication #:
|
|
Pub Dt:
|
10/27/2005
| | | | |
Title:
|
LOCKSTEP ERROR SIGNALING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
10818994
|
Filing Dt:
|
04/06/2004
|
Publication #:
|
|
Pub Dt:
|
10/27/2005
| | | | |
Title:
|
OFF-CHIP LOCKSTEP CHECKING
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2016
|
Application #:
|
12918388
|
Filing Dt:
|
08/19/2010
|
Publication #:
|
|
Pub Dt:
|
03/31/2011
| | | | |
Title:
|
SYSTEMS AND METHODS OF COMPONENT VOLTAGE ADJUSTMENT
|
|
Assignee
|
|
|
2091, GYEONGCHUNG-DAERO, BUBAL-EUB, ICHEON-SI |
GYEONGGI-DO, KOREA, REPUBLIC OF |
|
Correspondence name and address
|
|
IP & T GROUP LLP
|
|
8230 LEESBURG PIKE
|
|
SUITE 650
|
|
VIENNA, VA 22182
|
Search Results as of:
09/24/2024 05:32 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|