Total properties:
544
Page
5
of
6
Pages:
1 2 3 4 5 6
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/02/2021
|
Application #:
|
16010174
|
Filing Dt:
|
06/15/2018
|
|
Publication #:
|
|
Pub Dt:
|
12/19/2019
| | | | |
|
Title:
|
MEMORY ACCESS DETERMINATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2021
|
Application #:
|
16010211
|
Filing Dt:
|
06/15/2018
|
|
Publication #:
|
|
Pub Dt:
|
12/19/2019
| | | | |
|
Title:
|
Dynamic Memory Refresh Interval to Reduce Bandwidth Penalty
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2021
|
Application #:
|
16010646
|
Filing Dt:
|
06/18/2018
|
|
Publication #:
|
|
Pub Dt:
|
12/19/2019
| | | | |
|
Title:
|
DOWNLOADING SYSTEM MEMORY DATA IN RESPONSE TO EVENT DETECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/20/2019
|
Application #:
|
16010734
|
Filing Dt:
|
06/18/2018
|
|
Publication #:
|
|
Pub Dt:
|
02/28/2019
| | | | |
|
Title:
|
INTEGRATED ASSEMBLIES HAVING STRUCTURES ALONG A FIRST PITCH COUPLED WITH STRUCTURES ALONG A SECOND PITCH DIFFERENT FROM THE FIRST PITCH, AND METHODS OF FORMING INTEGRATED ASSEMBLIES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2020
|
Application #:
|
16010779
|
Filing Dt:
|
06/18/2018
|
|
Publication #:
|
|
Pub Dt:
|
12/19/2019
| | | | |
|
Title:
|
INTEGRATED ASSEMBLIES HAVING BITLINE CONTACTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2021
|
Application #:
|
16010940
|
Filing Dt:
|
06/18/2018
|
|
Publication #:
|
|
Pub Dt:
|
12/19/2019
| | | | |
|
Title:
|
ADAPTIVE WATCHDOG IN A MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/2020
|
Application #:
|
16010997
|
Filing Dt:
|
06/18/2018
|
|
Publication #:
|
|
Pub Dt:
|
12/19/2019
| | | | |
|
Title:
|
Vehicle Navigation Using Object Data Received from Other Vehicles
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2021
|
Application #:
|
16011771
|
Filing Dt:
|
06/19/2018
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2018
| | | | |
|
Title:
|
Field Effect Transistor Constructions With Gate Insulator Having Local Regions Radially There-Through That Have Different Capacitance At Different Circumferential Locations Relative To A Channel Core Periphery
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2021
|
Application #:
|
16012679
|
Filing Dt:
|
06/19/2018
|
|
Publication #:
|
|
Pub Dt:
|
12/19/2019
| | | | |
|
Title:
|
APPARATUSES AND METHODS FOR MULTIPLE ROW HAMMER REFRESH ADDRESS SEQUENCES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2020
|
Application #:
|
16012715
|
Filing Dt:
|
06/19/2018
|
|
Publication #:
|
|
Pub Dt:
|
12/19/2019
| | | | |
|
Title:
|
SHIFTER CIRCUITS HAVING REGISTERS ARRANGED IN A FOLDED TOPOLOGY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2021
|
Application #:
|
16012728
|
Filing Dt:
|
06/19/2018
|
|
Publication #:
|
|
Pub Dt:
|
12/20/2018
| | | | |
|
Title:
|
MANAGED NAND COLD DATA STORAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2021
|
Application #:
|
16012736
|
Filing Dt:
|
06/19/2018
|
|
Publication #:
|
|
Pub Dt:
|
12/20/2018
| | | | |
|
Title:
|
MANAGED NAND DATA TAGGING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2020
|
Application #:
|
16012750
|
Filing Dt:
|
06/19/2018
|
|
Publication #:
|
|
Pub Dt:
|
12/20/2018
| | | | |
|
Title:
|
MANAGED NAND DATA COMPRESSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2021
|
Application #:
|
16013031
|
Filing Dt:
|
06/20/2018
|
|
Publication #:
|
|
Pub Dt:
|
12/26/2019
| | | | |
|
Title:
|
MEMORY SUB-SYSTEM WITH DYNAMIC CALIBRATION USING COMPONENT-BASED FUNCTION(S)
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/2020
|
Application #:
|
16013237
|
Filing Dt:
|
06/20/2018
|
|
Publication #:
|
|
Pub Dt:
|
12/26/2019
| | | | |
|
Title:
|
METHODS FOR ENHANCING ADHESION OF THREE-DIMENSIONAL STRUCTURES TO SUBSTRATES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2019
|
Application #:
|
16013290
|
Filing Dt:
|
06/20/2018
|
|
Publication #:
|
|
Pub Dt:
|
10/18/2018
| | | | |
|
Title:
|
SHARED ERROR DETECTION AND CORRECTION MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2019
|
Application #:
|
16013618
|
Filing Dt:
|
06/20/2018
|
|
Publication #:
|
|
Pub Dt:
|
12/26/2019
| | | | |
|
Title:
|
APPARATUSES AND METHOD FOR REDUCING ROW ADDRESS TO COLUMN ADDRESS DELAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2019
|
Application #:
|
16013668
|
Filing Dt:
|
06/20/2018
|
|
Title:
|
DIFFERENTIAL FUSE-READOUT CIRCUITS FOR ELECTRONIC DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2019
|
Application #:
|
16013773
|
Filing Dt:
|
06/20/2018
|
|
Publication #:
|
|
Pub Dt:
|
10/18/2018
| | | | |
|
Title:
|
MEMORY DEVICES HAVING SPECIAL MODE ACCESS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2019
|
Application #:
|
16013813
|
Filing Dt:
|
06/20/2018
|
|
Publication #:
|
|
Pub Dt:
|
01/17/2019
| | | | |
|
Title:
|
HALF-FREQUENCY COMMAND PATH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2019
|
Application #:
|
16013827
|
Filing Dt:
|
06/20/2018
|
|
Publication #:
|
|
Pub Dt:
|
01/24/2019
| | | | |
|
Title:
|
METHODS AND SYSTEMS FOR AVERAGING IMPEDANCE CALIBRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/19/2020
|
Application #:
|
16014498
|
Filing Dt:
|
06/21/2018
|
|
Publication #:
|
|
Pub Dt:
|
02/28/2019
| | | | |
|
Title:
|
INDIVIDUALLY ADDRESSING MEMORY DEVICES DISCONNECTED FROM A DATA BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2019
|
Application #:
|
16014539
|
Filing Dt:
|
06/21/2018
|
|
Title:
|
Write Signal Launch Circuitry for Memory Device
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2021
|
Application #:
|
16015042
|
Filing Dt:
|
06/21/2018
|
|
Publication #:
|
|
Pub Dt:
|
05/23/2019
| | | | |
|
Title:
|
METHODS FOR ON-DIE MEMORY TERMINATION AND MEMORY DEVICES AND SYSTEMS EMPLOYING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2019
|
Application #:
|
16015441
|
Filing Dt:
|
06/22/2018
|
|
Title:
|
METHODS FOR INDEPENDENT MEMORY BANK MAINTENANCE AND MEMORY DEVICES AND SYSTEMS EMPLOYING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2020
|
Application #:
|
16015778
|
Filing Dt:
|
06/22/2018
|
|
Publication #:
|
|
Pub Dt:
|
10/18/2018
| | | | |
|
Title:
|
METHOD OF FORMING PHOTONICS STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2021
|
Application #:
|
16016111
|
Filing Dt:
|
06/22/2018
|
|
Publication #:
|
|
Pub Dt:
|
01/24/2019
| | | | |
|
Title:
|
MEMORY DEVICE WITH A MULTIPLEXED COMMAND/ADDRESS BUS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/2020
|
Application #:
|
16016456
|
Filing Dt:
|
06/22/2018
|
|
Publication #:
|
|
Pub Dt:
|
12/26/2019
| | | | |
|
Title:
|
DATA RECOVERY AFTER STORAGE FAILURE IN A MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/2020
|
Application #:
|
16016482
|
Filing Dt:
|
06/22/2018
|
|
Publication #:
|
|
Pub Dt:
|
12/26/2019
| | | | |
|
Title:
|
MANAGING WRITE OPERATIONS DURING A POWER LOSS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/2021
|
Application #:
|
16016809
|
Filing Dt:
|
06/25/2018
|
|
Publication #:
|
|
Pub Dt:
|
01/03/2019
| | | | |
|
Title:
|
Memory Arrays Comprising Vertically-Alternating Tiers Of Insulative Material And Memory Cells And Methods Of Forming A Memory Array Comprising Memory Cells Individually Comprising A Transistor And A Capacitor
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2021
|
Application #:
|
16016971
|
Filing Dt:
|
06/25/2018
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2018
| | | | |
|
Title:
|
WAFER-LEVEL SOLID STATE TRANSDUCER PACKAGING TRANSDUCERS INCLUDING SEPARATORS AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2020
|
Application #:
|
16017315
|
Filing Dt:
|
06/25/2018
|
|
Publication #:
|
|
Pub Dt:
|
12/26/2019
| | | | |
|
Title:
|
ADJUSTABLE VOLTAGE DROP DETECTION THRESHOLD IN A MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2019
|
Application #:
|
16017387
|
Filing Dt:
|
06/25/2018
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2018
| | | | |
|
Title:
|
SYSTEMS AND METHODS TO ENABLE IDENTIFICATION OF DIFFERENT DATA SETS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2019
|
Application #:
|
16017567
|
Filing Dt:
|
06/25/2018
|
|
Publication #:
|
|
Pub Dt:
|
05/02/2019
| | | | |
|
Title:
|
Backside Stealth Dicing Through Tape Followed by Front Side Laser Ablation Dicing Process
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2020
|
Application #:
|
16017826
|
Filing Dt:
|
06/25/2018
|
|
Publication #:
|
|
Pub Dt:
|
12/26/2019
| | | | |
|
Title:
|
APPARATUSES AND METHODS FOR REDUCING ROW ADDRESS TO COLUMN ADDRESS DELAY FOR A VOLTAGE THRESHOLD COMPENSATION SENSE AMPLIFIER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2019
|
Application #:
|
16017874
|
Filing Dt:
|
06/25/2018
|
|
Publication #:
|
|
Pub Dt:
|
10/18/2018
| | | | |
|
Title:
|
Semiconductor Devices and Systems Containing Nanofluidic Channels
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2019
|
Application #:
|
16018437
|
Filing Dt:
|
06/26/2018
|
|
Publication #:
|
|
Pub Dt:
|
10/18/2018
| | | | |
|
Title:
|
REMOVING POLYSILICON
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2020
|
Application #:
|
16018566
|
Filing Dt:
|
06/26/2018
|
|
Publication #:
|
|
Pub Dt:
|
10/18/2018
| | | | |
|
Title:
|
MEMORY CELL PROGRAMMING WITH A PROGRAMMING PULSE HAVING A PLURALITY OF DIFFERENT VOLTAGE LEVELS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2021
|
Application #:
|
16018684
|
Filing Dt:
|
06/26/2018
|
|
Publication #:
|
|
Pub Dt:
|
12/26/2019
| | | | |
|
Title:
|
FUSE-ARRAY ELEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/28/2020
|
Application #:
|
16018811
|
Filing Dt:
|
06/26/2018
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2018
| | | | |
|
Title:
|
ADAPTIVE COMMUNICATION INTERFACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2020
|
Application #:
|
16019254
|
Filing Dt:
|
06/26/2018
|
|
Publication #:
|
|
Pub Dt:
|
05/09/2019
| | | | |
|
Title:
|
MEMORY DEVICES AND SYSTEMS WITH PARALLEL IMPEDANCE ADJUSTMENT CIRCUITRY AND METHODS FOR OPERATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2021
|
Application #:
|
16019372
|
Filing Dt:
|
06/26/2018
|
|
Publication #:
|
|
Pub Dt:
|
11/08/2018
| | | | |
|
Title:
|
APPARATUSES AND METHODS FOR CHARGE PUMP REGULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/2019
|
Application #:
|
16019483
|
Filing Dt:
|
06/26/2018
|
|
Publication #:
|
|
Pub Dt:
|
01/31/2019
| | | | |
|
Title:
|
MEMORY DEVICES WITH SELECTIVE PAGE-BASED REFRESH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2020
|
Application #:
|
16019631
|
Filing Dt:
|
06/27/2018
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2018
| | | | |
|
Title:
|
PROGRAMMING OF MEMORY DEVICES RESPONSIVE TO A STORED REPRESENTATION OF A PROGRAMMING VOLTAGE INDICATIVE OF A PROGRAMMING EFFICIENCY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2020
|
Application #:
|
16019650
|
Filing Dt:
|
06/27/2018
|
|
Publication #:
|
|
Pub Dt:
|
11/08/2018
| | | | |
|
Title:
|
METHODS AND APPARATUS FOR PATTERN MATCHING HAVING MEMORY CELL PAIRS COUPLED IN SERIES AND COUPLED IN PARALLEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2020
|
Application #:
|
16020140
|
Filing Dt:
|
06/27/2018
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2020
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICES HAVING THROUGH-STACK INTERCONNECTS FOR FACILITATING CONNECTIVITY TESTING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/08/2019
|
Application #:
|
16020510
|
Filing Dt:
|
06/27/2018
|
|
Publication #:
|
|
Pub Dt:
|
11/01/2018
| | | | |
|
Title:
|
SYSTEMS AND APPARATUSES FOR A CONFIGURABLE TEMPERATURE DEPENDENT REFERENCE VOLTAGE GENERATOR
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
16020567
|
Filing Dt:
|
06/27/2018
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2018
| | | | |
|
Title:
|
METHODS OF MANUFACTURING STACKED SEMICONDUCTOR DIE ASSEMBLIES WITH HIGH EFFICIENCY THERMAL PATHS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/10/2019
|
Application #:
|
16020625
|
Filing Dt:
|
06/27/2018
|
|
Publication #:
|
|
Pub Dt:
|
02/28/2019
| | | | |
|
Title:
|
COLD FLUID SEMICONDUCTOR DEVICE RELEASE DURING PICK AND PLACE OPERATIONS, AND ASSOCIATED SYSTEMS AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2019
|
Application #:
|
16020642
|
Filing Dt:
|
06/27/2018
|
|
Publication #:
|
|
Pub Dt:
|
11/01/2018
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICES INCLUDING A CONTROLLER AND METHODS OF FORMING SUCH DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2019
|
Application #:
|
16020712
|
Filing Dt:
|
06/27/2018
|
|
Publication #:
|
|
Pub Dt:
|
11/08/2018
| | | | |
|
Title:
|
Vertical Ferroelectric Field Effect Transistor Constructions, Constructions Comprising A Pair Of Vertical Ferroelectric Field Effect Transistors, Vertical Strings Of Ferroelectric Field Effect Transistors, And Vertical Strings Of Laterally Opposing Pairs Of Vertical Ferroelectric Field Effect Transistors
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/2019
|
Application #:
|
16020792
|
Filing Dt:
|
06/27/2018
|
|
Title:
|
SEMICONDUCTOR DEVICES WITH THROUGH SILICON VIAS AND PACKAGE-LEVEL CONFIGURABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2020
|
Application #:
|
16020806
|
Filing Dt:
|
06/27/2018
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2020
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR COUNTING FAIL BIT AND READING OUT THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2019
|
Application #:
|
16020834
|
Filing Dt:
|
06/27/2018
|
|
Publication #:
|
|
Pub Dt:
|
01/31/2019
| | | | |
|
Title:
|
VARIABLE FILTER CAPACITANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2019
|
Application #:
|
16020863
|
Filing Dt:
|
06/27/2018
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2018
| | | | |
|
Title:
|
SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2018
|
Application #:
|
16021250
|
Filing Dt:
|
06/28/2018
|
|
Publication #:
|
|
Pub Dt:
|
11/01/2018
| | | | |
|
Title:
|
METHODS OF PROGRAMMING AND SENSING IN A MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/23/2019
|
Application #:
|
16021306
|
Filing Dt:
|
06/28/2018
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2018
| | | | |
|
Title:
|
MEMORY DEVICES HAVING SELECTIVELY ELECTRICALLY CONNECTED DATA LINES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2020
|
Application #:
|
16021383
|
Filing Dt:
|
06/28/2018
|
|
Publication #:
|
|
Pub Dt:
|
11/01/2018
| | | | |
|
Title:
|
SEMICONDUCTOR PACKAGES AND DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/18/2020
|
Application #:
|
16021463
|
Filing Dt:
|
06/28/2018
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2020
| | | | |
|
Title:
|
STACKED MEMORY PACKAGE INCORPORATING MILLIMETER WAVE ANTENNA IN DIE STACK
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2019
|
Application #:
|
16021683
|
Filing Dt:
|
06/28/2018
|
|
Title:
|
Elevationally-Elongated Conductive Structure Of Integrated Circuitry, Method Of Forming An Array Of Capacitors, Method Of Forming DRAM Circuitry, And Method Of Forming An Elevationally-Elongated Conductive Structure Of Integrated Circuitry
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2019
|
Application #:
|
16021709
|
Filing Dt:
|
06/28/2018
|
|
Title:
|
Method Of Forming An Array Of Capacitors, A Method Of Forming DRAM Circuitry, And A Method Of Forming An Elevationally-Elongated Conductive Structure Of Integrated Circuitry
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2019
|
Application #:
|
16021964
|
Filing Dt:
|
06/28/2018
|
|
Title:
|
MEMORY DEVICE AND METHOD OF OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/17/2019
|
Application #:
|
16021998
|
Filing Dt:
|
06/28/2018
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2020
| | | | |
|
Title:
|
MONITORING AND CHARGING INHIBIT BIT-LINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2020
|
Application #:
|
16022039
|
Filing Dt:
|
06/28/2018
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2020
| | | | |
|
Title:
|
DEBUGGING A SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2021
|
Application #:
|
16022307
|
Filing Dt:
|
06/28/2018
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2020
| | | | |
|
Title:
|
DATA STROBE MULTIPLEXER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2020
|
Application #:
|
16022351
|
Filing Dt:
|
06/28/2018
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2020
| | | | |
|
Title:
|
DATA STROBE CALIBRATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2020
|
Application #:
|
16022378
|
Filing Dt:
|
06/28/2018
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2020
| | | | |
|
Title:
|
APPARATUSES AND METHODS FOR SWITCHING REFRESH STATE IN A MEMORY CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2019
|
Application #:
|
16022409
|
Filing Dt:
|
06/28/2018
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2018
| | | | |
|
Title:
|
ULTRATHIN SOLID STATE DIES AND METHODS OF MANUFACTURING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/06/2019
|
Application #:
|
16022421
|
Filing Dt:
|
06/28/2018
|
|
Title:
|
APPARATUSES AND METHODS FOR CONFIGURABLE MEMORY ARRAY BANK ARCHITECTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2019
|
Application #:
|
16022444
|
Filing Dt:
|
06/28/2018
|
|
Title:
|
ELECTRONIC DEVICE WITH A CHARGING MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/19/2019
|
Application #:
|
16022549
|
Filing Dt:
|
06/28/2018
|
|
Title:
|
ELECTRONIC DEVICE WITH A FUSE READ MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2020
|
Application #:
|
16022945
|
Filing Dt:
|
06/29/2018
|
|
Publication #:
|
|
Pub Dt:
|
11/08/2018
| | | | |
|
Title:
|
RESISTIVE MEMORY CELL STRUCTURES AND METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/07/2020
|
Application #:
|
16022959
|
Filing Dt:
|
06/29/2018
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2020
| | | | |
|
Title:
|
PROGRAM PROGESS MONITORING IN A MEMORY ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2019
|
Application #:
|
16023042
|
Filing Dt:
|
06/29/2018
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2018
| | | | |
|
Title:
|
PROGRAMMING MEMORIES WITH STEPPED PROGRAMMING PULSES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2020
|
Application #:
|
16023052
|
Filing Dt:
|
06/29/2018
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2020
| | | | |
|
Title:
|
MISPLACEMENT MITIGATION ALGORITHM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/2019
|
Application #:
|
16023124
|
Filing Dt:
|
06/29/2018
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2018
| | | | |
|
Title:
|
Conductive Components and Memory Assemblies
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/13/2021
|
Application #:
|
16023130
|
Filing Dt:
|
06/29/2018
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2020
| | | | |
|
Title:
|
NAND TEMPERATURE-AWARE OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2021
|
Application #:
|
16023177
|
Filing Dt:
|
06/29/2018
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2020
| | | | |
|
Title:
|
HOST TIMEOUT AVOIDANCE IN A MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2021
|
Application #:
|
16023247
|
Filing Dt:
|
06/29/2018
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2020
| | | | |
|
Title:
|
HOST SIDE CACHING SECURITY FOR FLASH MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2020
|
Application #:
|
16023309
|
Filing Dt:
|
06/29/2018
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2020
| | | | |
|
Title:
|
SECURE WIRELESS LOCK-ACTUATION EXCHANGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/29/2019
|
Application #:
|
16023338
|
Filing Dt:
|
06/29/2018
|
|
Title:
|
HOST ACCELERATED OPERATIONS IN MANAGED NAND DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2021
|
Application #:
|
16023386
|
Filing Dt:
|
06/29/2018
|
|
Publication #:
|
|
Pub Dt:
|
01/10/2019
| | | | |
|
Title:
|
MANAGED NAND POWER MANAGEMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/30/2020
|
Application #:
|
16023485
|
Filing Dt:
|
06/29/2018
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2020
| | | | |
|
Title:
|
SECURE LOGICAL-TO-PHYSICAL CACHING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2021
|
Application #:
|
16023540
|
Filing Dt:
|
06/29/2018
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2018
| | | | |
|
Title:
|
LEVEL SHIFTERS, MEMORY SYSTEMS, AND LEVEL SHIFTING METHODS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2020
|
Application #:
|
16023668
|
Filing Dt:
|
06/29/2018
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2018
| | | | |
|
Title:
|
Multi-Function, Modular System for Network Security, Secure Communication, and Malware Protection
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/17/2019
|
Application #:
|
16023926
|
Filing Dt:
|
06/29/2018
|
|
Publication #:
|
|
Pub Dt:
|
01/10/2019
| | | | |
|
Title:
|
MANAGED NAND PERFORMANCE THROTTLING
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
16024201
|
Filing Dt:
|
06/29/2018
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2020
| | | | |
|
Title:
|
MULTI-LEVEL CELL DATA LOAD OPTIMIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2019
|
Application #:
|
16024316
|
Filing Dt:
|
06/29/2018
|
|
Title:
|
TEMPERATURE SENSITIVE NAND PROGRAMMING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2020
|
Application #:
|
16024380
|
Filing Dt:
|
06/29/2018
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2020
| | | | |
|
Title:
|
CONTROLLING NAND OPERATION LATENCY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/29/2020
|
Application #:
|
16024428
|
Filing Dt:
|
06/29/2018
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2020
| | | | |
|
Title:
|
ERASURE OF MULTIPLE BLOCKS IN MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/2019
|
Application #:
|
16025058
|
Filing Dt:
|
07/02/2018
|
|
Publication #:
|
|
Pub Dt:
|
12/06/2018
| | | | |
|
Title:
|
SHIFT SKIP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2019
|
Application #:
|
16025236
|
Filing Dt:
|
07/02/2018
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2018
| | | | |
|
Title:
|
SHIFTING DATA IN SENSING CIRCUITRY
|
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
16025332
|
Filing Dt:
|
07/02/2018
|
|
Publication #:
|
|
Pub Dt:
|
10/25/2018
| | | | |
|
Title:
|
SYSTEMS AND METHODS FOR FORMING APERTURES IN MICROFEATURE WORKPIECES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2020
|
Application #:
|
16025842
|
Filing Dt:
|
07/02/2018
|
|
Publication #:
|
|
Pub Dt:
|
11/08/2018
| | | | |
|
Title:
|
METHOD, APPARATUS, AND SYSTEM PROVIDING AN IMAGER WITH PIXELS HAVING EXTENDED DYNAMIC RANGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/2020
|
Application #:
|
16025844
|
Filing Dt:
|
07/02/2018
|
|
Publication #:
|
|
Pub Dt:
|
01/02/2020
| | | | |
|
Title:
|
APPARATUS AND METHODS FOR TRIGGERING ROW HAMMER ADDRESS SAMPLING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/02/2020
|
Application #:
|
16025867
|
Filing Dt:
|
07/02/2018
|
|
Publication #:
|
|
Pub Dt:
|
11/01/2018
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR INDUCTIVE COUPLING SIGNAL TRANSMISSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2020
|
Application #:
|
16025889
|
Filing Dt:
|
07/02/2018
|
|
Publication #:
|
|
Pub Dt:
|
11/08/2018
| | | | |
|
Title:
|
MEMORY DEVICE FOR A HIERARCHICAL MEMORY ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2021
|
Application #:
|
16026500
|
Filing Dt:
|
07/03/2018
|
|
Publication #:
|
|
Pub Dt:
|
11/15/2018
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR A VOLUME MANAGEMENT SYSTEM IN A NON-VOLATILE MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2019
|
Application #:
|
16026559
|
Filing Dt:
|
07/03/2018
|
|
Publication #:
|
|
Pub Dt:
|
11/01/2018
| | | | |
|
Title:
|
STACK REFRESH CONTROL FOR MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2019
|
Application #:
|
16026833
|
Filing Dt:
|
07/03/2018
|
|
Publication #:
|
|
Pub Dt:
|
12/13/2018
| | | | |
|
Title:
|
SWITCHED INTERFACE STACKED-DIE MEMORY ARCHITECTURE
|
|
