Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 011463/0468 | |
| Pages: | 4 |
| | Recorded: | 01/11/2001 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09759030
|
Filing Dt:
|
01/11/2001
|
Publication #:
|
|
Pub Dt:
|
07/12/2001
| | | | |
Title:
|
HIGH EFFICIENCY SILICON WAFER OPTIMIZED FOR ADVANCED SEMICONDUCTOR DEVICES
|
|
Assignee
|
|
|
4111 N.E. 112TH AVENUE |
VANCOUVER, WASHINGTON 98682 |
|
Correspondence name and address
|
|
KOLISCH, HARTWELL, DICKINSON, ET AL.
|
|
MICHAEL M. HALL
|
|
520 SW YAMHILL STREET
|
|
SUITE 200
|
|
PORTLAND, OR 97204
|
Search Results as of:
06/19/2024 08:07 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|