|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10618233
|
Filing Dt:
|
07/11/2003
|
Title:
|
LOAD SENSING CIRCUIT FOR A POWER MOSFET SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2005
|
Application #:
|
10622051
|
Filing Dt:
|
07/17/2003
|
Publication #:
|
|
Pub Dt:
|
01/20/2005
| | | | |
Title:
|
EFFICIENT CLASS-G AMPLIFIER WITH WIDE OUTPUT VOLTAGE SWING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/05/2008
|
Application #:
|
10622337
|
Filing Dt:
|
07/18/2003
|
Title:
|
AC COUPLING SYSTEM FOR WIDE BAND DIGITAL DATA WITH DYNAMIC AC LOAD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2005
|
Application #:
|
10622804
|
Filing Dt:
|
07/18/2003
|
Publication #:
|
|
Pub Dt:
|
09/09/2004
| | | | |
Title:
|
APPARATUS AND METHOD FOR A CONFIGURABLE MIRROR FAST SENSE AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2005
|
Application #:
|
10624394
|
Filing Dt:
|
07/22/2003
|
Publication #:
|
|
Pub Dt:
|
01/27/2005
| | | | |
Title:
|
TEMPERATURE-TO-DIGITAL CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2006
|
Application #:
|
10628979
|
Filing Dt:
|
07/28/2003
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
Title:
|
COLUMN REDUNDANCY FOR DIGITAL MULTILEVEL NONVOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2005
|
Application #:
|
10629138
|
Filing Dt:
|
07/28/2003
|
Publication #:
|
|
Pub Dt:
|
04/01/2004
| | | | |
Title:
|
POWER DOWN SYSTEM AND METHOD FOR INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10634596
|
Filing Dt:
|
08/04/2003
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
SHIFT REGISTER WITH REDUCED AREA AND POWER CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10637468
|
Filing Dt:
|
08/08/2003
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR GENERATING ACCURATE FAN TACHOMETER READINGS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2005
|
Application #:
|
10639066
|
Filing Dt:
|
08/11/2003
|
Publication #:
|
|
Pub Dt:
|
02/17/2005
| | | | |
Title:
|
SELECTIVE HIGH-SIDE AND LOW-SIDE CURRENT SENSING IN SWITCHING POWER SUPPLIES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2006
|
Application #:
|
10639078
|
Filing Dt:
|
08/11/2003
|
Publication #:
|
|
Pub Dt:
|
02/17/2005
| | | | |
Title:
|
SELF-LIMITING PULSE WIDTH MODULATION REGULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2004
|
Application #:
|
10639544
|
Filing Dt:
|
08/12/2003
|
Publication #:
|
|
Pub Dt:
|
02/19/2004
| | | | |
Title:
|
SIGNAL SAMPLING METHOD AND CIRCUIT FOR IMPROVED HOLD MODE ISOLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
10640936
|
Filing Dt:
|
08/14/2003
|
Title:
|
I20 COMMAND AND STATUS BATCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2006
|
Application #:
|
10641431
|
Filing Dt:
|
08/14/2003
|
Publication #:
|
|
Pub Dt:
|
02/17/2005
| | | | |
Title:
|
PHASE CHANGE MEMORY DEVICE EMPLOYING THERMAL-ELECTRICAL CONTACTS WITH NARROWING ELECTRICAL CURRENT PATHS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2005
|
Application #:
|
10641432
|
Filing Dt:
|
08/14/2003
|
Publication #:
|
|
Pub Dt:
|
02/17/2005
| | | | |
Title:
|
METHOD OF MANUFACTURING AN ARRAY OF BI-DIRECTIONAL NONVOLATILE MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
10641490
|
Filing Dt:
|
08/14/2003
|
Title:
|
METHOD OF MAKING SUB-LITHOGRAPHIC SIZED CONTACT HOLES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2004
|
Application #:
|
10641609
|
Filing Dt:
|
08/15/2003
|
Title:
|
INTEGRATED CIRCUIT WITH A REPROGRAMMABLE NONVOLATILE SWITCH FOR SELECTIVELY CONNECTING A SOURCE FOR A SIGNAL TO A CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10641610
|
Filing Dt:
|
08/15/2003
|
Title:
|
INTEGRATED CIRCUIT WITH A REPROGRAMMABLE NONVOLATILE SWITCH HAVING A DYNAMIC THRESHOLD VOLTAGE (VTH) FOR SELECTIVELY CONNECTING A SOURCE FOR A SIGNAL TO A CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2004
|
Application #:
|
10641803
|
Filing Dt:
|
08/15/2003
|
Title:
|
INTEGRATED CIRCUIT WITH A THREE TRANSISTOR REPROGRAMMABLE NONVOLATILE SWITCH FOR SELECTIVELY CONNECTING A SOURCE FOR A SIGNAL TO A CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2005
|
Application #:
|
10642077
|
Filing Dt:
|
08/14/2003
|
Publication #:
|
|
Pub Dt:
|
02/17/2005
| | | | |
Title:
|
MULTI-BIT ROM CELL WITH BI-DIRECTIONAL READ AND A METHOD FOR MAKING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
03/14/2006
|
Application #:
|
10642078
|
Filing Dt:
|
08/14/2003
|
Publication #:
|
|
Pub Dt:
|
02/17/2005
| | | | |
Title:
|
ARRAY OF MULTI-BIT ROM CELLS WITH EACH CELL HAVING BI-DIRECTIONAL READ AND A METHOD FOR MAKING THE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
10642079
|
Filing Dt:
|
08/14/2003
|
Publication #:
|
|
Pub Dt:
|
02/17/2005
| | | | |
Title:
|
A MULTI-BIT ROM CELL, FOR STORING ONE OF N>4 POSSIBLE STATES AND HAVING BI-DIRECTIONAL READ, AN ARRAY OF SUCH CELLS.
|
|
|
Patent #:
|
|
Issue Dt:
|
09/07/2004
|
Application #:
|
10642420
|
Filing Dt:
|
08/15/2003
|
Title:
|
DIGITAL DECIMATION FILTER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2007
|
Application #:
|
10643249
|
Filing Dt:
|
08/18/2003
|
Publication #:
|
|
Pub Dt:
|
03/17/2005
| | | | |
Title:
|
MEMORY DEVICE OPERABLE WITH A PLURALITY OF PROTOCOLS WITH CONFIGURATION DATA STORED IN NON-VOLATILE STORAGE ELEMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2004
|
Application #:
|
10650546
|
Filing Dt:
|
08/28/2003
|
Title:
|
IMPLANTABLE CARDIAC DEFIBRILLATION WITH CONTROL CIRCUIT FOR CONTROLLING A HIGH VOLTAGE CIRCUIT USING A LOW VOLTAGE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
10653015
|
Filing Dt:
|
08/28/2003
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
SELF-ALIGNED METHOD OF FORMING A SEMICONDUCTOR MEMORY ARRAY OF FLOATING GATE MEMORY CELLS WITH BURIED FLOATING GATE, AND A MEMORY ARRAY MADE THEREBY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2006
|
Application #:
|
10653322
|
Filing Dt:
|
09/02/2003
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
FSK MODULATOR USING IQ UP-MIXERS AND SINEWAVE CODED DACS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/31/2005
|
Application #:
|
10653614
|
Filing Dt:
|
09/02/2003
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
ALL DIGITAL PLL TRIMMING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/27/2009
|
Application #:
|
10655265
|
Filing Dt:
|
09/04/2003
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
Title:
|
CIRCUIT, SYSTEM, AND METHOD FOR PREVENTING A COMMUNICATION SYSTEM ABSENT A DEDICATED CLOCKING MASTER FROM PRODUCING A CLOCKING FREQUENCY OUTSIDE AN ACCEPTABLE RANGE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
10656071
|
Filing Dt:
|
09/04/2003
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
Title:
|
METHOD OF MAKING NONVOLATILE TRANSISTOR PAIRS WITH SHARED CONTROL GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/09/2004
|
Application #:
|
10656486
|
Filing Dt:
|
09/04/2003
|
Title:
|
PHASE CHANGE MEMORY DEVICE EMPLOYING THERMALLY INSULATING VOIDS, AND A METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
10656668
|
Filing Dt:
|
09/04/2003
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
Title:
|
MEMORY DEVICE WITH DISCRETE LAYERS OF PHASE CHANGE MEMORY MATERIAL
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2006
|
Application #:
|
10659226
|
Filing Dt:
|
09/09/2003
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
Title:
|
UNIFIED MULTILEVEL CELL MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2005
|
Application #:
|
10665806
|
Filing Dt:
|
09/19/2003
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
Title:
|
THICK GATE OXIDE TRANSISTOR AND ELECTROSTATIC DISCHARGE PROTECTION UTILIZING THICK GATE OXIDE TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10667535
|
Filing Dt:
|
09/22/2003
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
Title:
|
AMPLIFIER WITH ACCURATE BUILT-IN THRESHOLD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/15/2006
|
Application #:
|
10668062
|
Filing Dt:
|
09/22/2003
|
Publication #:
|
|
Pub Dt:
|
10/27/2005
| | | | |
Title:
|
METHOD AND APPARATUS TO ACHIEVE ACCURATE FAN TACHOMETER WITH PROGRAMMABLE LOOK-UP TABLE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
10669040
|
Filing Dt:
|
09/22/2003
|
Publication #:
|
|
Pub Dt:
|
06/10/2004
| | | | |
Title:
|
SOURCE SYNCHRONOUS CDMA BUS INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10669081
|
Filing Dt:
|
09/23/2003
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
Title:
|
FRONT SIDE ILLUMINATED PHOTODIODE WITH BACKSIDE BUMP
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10669762
|
Filing Dt:
|
09/24/2003
|
Publication #:
|
|
Pub Dt:
|
05/13/2004
| | | | |
Title:
|
INTEGRATED DEVICE TECHNOLOGY USING A BURIED POWER BUSS FOR MAJOR DEVICE AND CIRCUIT ADVANTAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2007
|
Application #:
|
10670619
|
Filing Dt:
|
09/25/2003
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
Q-QUENCHING SUPER-REGENERATIVE RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2005
|
Application #:
|
10671200
|
Filing Dt:
|
09/25/2003
|
Publication #:
|
|
Pub Dt:
|
12/30/2004
| | | | |
Title:
|
LOW VOLTAGE CIRCUIT FOR INTERFACING WITH HIGH VOLTAGE ANALOG SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10677123
|
Filing Dt:
|
09/30/2003
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR IMPROVED HIGH-SPEED ADAPTIVE EQUALIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/31/2006
|
Application #:
|
10677449
|
Filing Dt:
|
10/02/2003
|
Publication #:
|
|
Pub Dt:
|
04/07/2005
| | | | |
Title:
|
SWITCHED-CAPACITOR SAMPLE/HOLD HAVING REDUCED AMPLIFIER SLEW-RATE AND SETTLING TIME REQUIREMENTS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
10677452
|
Filing Dt:
|
10/02/2003
|
Title:
|
DIMMABLE ELECTROLUMANESCENT LAMP DRIVERS AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2005
|
Application #:
|
10683621
|
Filing Dt:
|
10/10/2003
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
Title:
|
INTEGRATED RELAXATION OSCILLATOR WITH IMPROVED SENSITIVITY TO COMPONENT VARIATION DUE TO PROCESS-SHIFT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2005
|
Application #:
|
10683845
|
Filing Dt:
|
10/10/2003
|
Title:
|
SELF-STARTING REFERENCE CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2005
|
Application #:
|
10685629
|
Filing Dt:
|
10/15/2003
|
Title:
|
METHOD FOR INTEGRATING NON-VOLATILE MEMORY WITH HIGH-VOLTAGE AND LOW-VOLTAGE LOGIC IN A SALICIDE PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/16/2005
|
Application #:
|
10685752
|
Filing Dt:
|
10/14/2003
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
Title:
|
SUSPEND-RESUME PROGRAMMING METHOD FOR FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2005
|
Application #:
|
10685957
|
Filing Dt:
|
10/14/2003
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
Title:
|
GROUP ERASING SYSTEM FOR FLASH ARRAY WITH MULTIPLE SECTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
10690082
|
Filing Dt:
|
10/20/2003
|
Publication #:
|
|
Pub Dt:
|
04/21/2005
| | | | |
Title:
|
METHOD AND SYSTEM FOR ENHANCING THE ENDURANCE OF MEMORY CELLS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
10690204
|
Filing Dt:
|
10/20/2003
|
Publication #:
|
|
Pub Dt:
|
05/06/2004
| | | | |
Title:
|
SEMICONDUCTOR MEMORY ARRAY OF FLOATING GATE MEMORY CELLS WITH LOW RESISTANCE SOURCE REGIONS AND HIGH SOURCE COUPLING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/01/2005
|
Application #:
|
10693067
|
Filing Dt:
|
10/23/2003
|
Publication #:
|
|
Pub Dt:
|
04/28/2005
| | | | |
Title:
|
LANDING PAD FOR USE AS A CONTACT TO A CONDUCTIVE SPACER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/01/2006
|
Application #:
|
10693285
|
Filing Dt:
|
10/23/2003
|
Title:
|
PROGRAMMABLE LOGIC DEVICE PARTITIONING METHOD FOR APPLICATION SPECIFIC INTEGRATED CIRCUIT PROTOTYPING
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
10697133
|
Filing Dt:
|
10/30/2003
|
Publication #:
|
|
Pub Dt:
|
06/03/2004
| | | | |
Title:
|
CHARGE TRANSFER CAPACITIVE POSITION SENSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2006
|
Application #:
|
10706741
|
Filing Dt:
|
11/12/2003
|
Publication #:
|
|
Pub Dt:
|
05/12/2005
| | | | |
Title:
|
METHOD AND APPARATUS FOR HANDLING INTERRUPTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2007
|
Application #:
|
10712710
|
Filing Dt:
|
11/12/2003
|
Title:
|
METHODS FOR EXPANSIVE NETBOOT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
10714243
|
Filing Dt:
|
11/13/2003
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
Title:
|
STACKED GATE MEMORY CELL WITH ERASE TO GATE, ARRAY, AND METHOD OF MANUFACTURING
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2006
|
Application #:
|
10717149
|
Filing Dt:
|
11/18/2003
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
Title:
|
METHOD OF FORMING A LOW VOLTAGE GATE OXIDE LAYER AND TUNNEL OXIDE LAYER IN AN EEPROM CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2005
|
Application #:
|
10718748
|
Filing Dt:
|
11/21/2003
|
Title:
|
EMBEDDED MEMORY WITH SECURITY ROW LOCK PROTECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
10721355
|
Filing Dt:
|
11/26/2003
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
METHOD AND SYSTEM FOR CHANNEL ESTIMATION IN WLAN
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
10722819
|
Filing Dt:
|
11/25/2003
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
SERIAL PERIPHERAL INTERFACE (SPI) APPARATUS WITH WRITE BUFFER FOR IMPROVING DATA THROUGHPUT
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
10723103
|
Filing Dt:
|
11/26/2003
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
CUSTOMIZED MICROELECTRONIC DEVICE AND METHOD FOR MAKING CUSTOMIZED ELECTRICAL INTERCONNECTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
10724927
|
Filing Dt:
|
12/01/2003
|
Title:
|
FAN CONTROL SYSTEM WITH IMPROVED TEMPERATURE RESOLUTION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2007
|
Application #:
|
10725183
|
Filing Dt:
|
12/01/2003
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
FLEXIBLE ADAPTATION ENGINE FOR ADAPTIVE TRANSVERSAL FILTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
10729605
|
Filing Dt:
|
12/05/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
MEMORY DEVICE AND METHOD OF OPERATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2007
|
Application #:
|
10733152
|
Filing Dt:
|
12/10/2003
|
Title:
|
METHOD AND APPARATUS FOR VENDOR-SPECIFIC DEVICE COMMUNICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
02/22/2005
|
Application #:
|
10737676
|
Filing Dt:
|
12/15/2003
|
Title:
|
EEPROM ARCHITECTURE AND PROGRAMMING PROTOCOL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
10739797
|
Filing Dt:
|
12/18/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
AMPLIFIER CIRCUIT WITH COMMON MODE FEEDBACK
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2005
|
Application #:
|
10740331
|
Filing Dt:
|
12/18/2003
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
Title:
|
DIGITALLY CONTROLLED TUNER CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/06/2009
|
Application #:
|
10740971
|
Filing Dt:
|
12/19/2003
|
Title:
|
SYSTEM AND METHOD FOR AUTHENTICATION OF EMBEDDED RAID ON A MOTHERBOARD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2009
|
Application #:
|
10741234
|
Filing Dt:
|
12/19/2003
|
Title:
|
SYSTEM AND METHOD FOR AUTHENTICATION OF EMBEDDED RAID ON A MOTHERBOARD HAVING INPUT/OUTPUT PROCESSOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10741986
|
Filing Dt:
|
12/19/2003
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
HIGH FREQUENCY POWER DETECTOR WITH DBM-LINEAR CHARACTERISTIC AND METHOD OF REGULATING THE POWER OF AN ELECTRICAL HF-OSCILLATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
10748540
|
Filing Dt:
|
12/29/2003
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
LOW VOLTAGE CMOS BANDGAP REFERENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2006
|
Application #:
|
10749342
|
Filing Dt:
|
12/31/2003
|
Publication #:
|
|
Pub Dt:
|
06/30/2005
| | | | |
Title:
|
CIRCUIT FOR AUTO-CLAMPING INPUT PINS TO A DEFINITE VOLTAGE DURING POWER-UP OR RESET
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
10751210
|
Filing Dt:
|
12/31/2003
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
Title:
|
MICROCONTROLLER INSTRUCTION SET
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
10753273
|
Filing Dt:
|
01/07/2004
|
Publication #:
|
|
Pub Dt:
|
04/07/2005
| | | | |
Title:
|
HIGH PRECISION DIGITAL-TO-ANALOG CONVERTER WITH OPTIMIZED POWER CONSUMPTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2005
|
Application #:
|
10753849
|
Filing Dt:
|
01/07/2004
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
Title:
|
CIRCUIT ARRANGEMENT AND METHOD FOR DERIVING ELECTRICAL POWER FROM AN ELECTROMAGNETIC FIELD
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2006
|
Application #:
|
10753859
|
Filing Dt:
|
01/07/2004
|
Publication #:
|
|
Pub Dt:
|
07/29/2004
| | | | |
Title:
|
RECEIVING/BACKSCATTERING ARRANGEMENT AND METHOD WITH TWO MODULATION MODES FOR WIRELESS DATA TRANSMISSION AS WELL AS MODULATION ARRANGEMENT THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10757830
|
Filing Dt:
|
01/13/2004
|
Publication #:
|
|
Pub Dt:
|
09/23/2004
| | | | |
Title:
|
METHOD OF PROGRAMMING ELECTRONS ONTO A FLOATING GATE OF A NON-VOLATILE MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2009
|
Application #:
|
10758952
|
Filing Dt:
|
01/16/2004
|
Title:
|
Battery charging and discharging by using a bi-directional transistor
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
10759796
|
Filing Dt:
|
01/16/2004
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
AUTOFAN COMBINATION OF ZONES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2005
|
Application #:
|
10761876
|
Filing Dt:
|
01/21/2004
|
Title:
|
VERTICAL GATE CMOS WITH LITHOGRAPHY-INDEPENDENT GATE LENGTH
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
10762679
|
Filing Dt:
|
01/20/2004
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
AUTOMATIC DRIVE ICON ASSIGNMENT BY MEDIA TYPE IN SINGLE SLOT USB CARD READERS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/08/2006
|
Application #:
|
10762684
|
Filing Dt:
|
01/20/2004
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
SYSTEMS AND METHODS FOR POWER REDUCTION IN SYSTEMS HAVING REMOVABLE MEDIA DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/16/2007
|
Application #:
|
10766276
|
Filing Dt:
|
01/27/2004
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
Title:
|
METHOD AND SYSTEM FOR ROUTING DATA BETWEEN USB PORTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/26/2007
|
Application #:
|
10767248
|
Filing Dt:
|
01/28/2004
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
MULTI-OPERATIONAL AMPLIFIER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2006
|
Application #:
|
10773021
|
Filing Dt:
|
02/04/2004
|
Publication #:
|
|
Pub Dt:
|
08/12/2004
| | | | |
Title:
|
CIRCUIT ARRANGEMENT FOR SIGNAL DETECTION HAVING CURRENT MIRROR WITH CASCODE COUPLED TRANSISTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2008
|
Application #:
|
10776154
|
Filing Dt:
|
02/11/2004
|
Publication #:
|
|
Pub Dt:
|
08/11/2005
| | | | |
Title:
|
CLOCK-LESS SERIAL DATA INTERFACE USING A SINGLE PIN
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2006
|
Application #:
|
10776397
|
Filing Dt:
|
02/10/2004
|
Publication #:
|
|
Pub Dt:
|
08/19/2004
| | | | |
Title:
|
SELF ALIGNED METHOD OF FORMING A SEMICONDUCTOR MEMORY ARRAY OF FLOATING GATE MEMORY CELLS WITH BURIED BIT-LINE AND VERTICAL WORD LINE TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2005
|
Application #:
|
10779351
|
Filing Dt:
|
02/12/2004
|
Title:
|
HARDWARE I/O CONTROL BLOCK ARRAY FOR MIRRORED DATA TRANSFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2005
|
Application #:
|
10779416
|
Filing Dt:
|
02/12/2004
|
Title:
|
METHOD FOR CONFIGURING A SINGLE HARDWARE I/O CONTROL BLOCK ARCHITECTURE FOR USE WITH BOTH MIRRORED AND NON-MIRRORED DATA TRANSFERS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10781063
|
Filing Dt:
|
02/18/2004
|
Publication #:
|
|
Pub Dt:
|
08/18/2005
| | | | |
Title:
|
ACCURATE TESTING OF TEMPERATURE MEASUREMENT UNIT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
10784837
|
Filing Dt:
|
02/23/2004
|
Publication #:
|
|
Pub Dt:
|
08/25/2005
| | | | |
Title:
|
MAPPING A PLURALITY OF SENSORS TO RESPECTIVE ZONES IN A FAN CONTROL SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
02/14/2006
|
Application #:
|
10785160
|
Filing Dt:
|
02/23/2004
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
Title:
|
TWIN EEPROM MEMORY TRANSISTORS WITH SUBSURFACE STEPPED FLOATING GATES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10787387
|
Filing Dt:
|
02/26/2004
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
Title:
|
LOW CAPACITANCE ESD-PROTECTION STRUCTURE UNDER A BOND PAD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
10788536
|
Filing Dt:
|
02/27/2004
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
Title:
|
PIN OR NIP LOW CAPACITANCE TRANSIENT VOLTAGE SUPPRESSORS AND STEERING DIODES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2005
|
Application #:
|
10789903
|
Filing Dt:
|
02/27/2004
|
Title:
|
HIGHLY ACCURATE SWITCHED CAPACITOR DAC
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
10795027
|
Filing Dt:
|
03/04/2004
|
Publication #:
|
|
Pub Dt:
|
09/08/2005
| | | | |
Title:
|
METHOD AND APPARATUS OF TEMPERATURE COMPENSATION FOR INTEGRATED CIRCUIT CHIP USING ON-CHIP SENSOR AND COMPUTATION MEANS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/19/2008
|
Application #:
|
10795740
|
Filing Dt:
|
03/08/2004
|
Publication #:
|
|
Pub Dt:
|
09/08/2005
| | | | |
Title:
|
CURRENT-MODE DIRECT CONVERSION RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/10/2007
|
Application #:
|
10796771
|
Filing Dt:
|
03/09/2004
|
Publication #:
|
|
Pub Dt:
|
09/09/2004
| | | | |
Title:
|
MICROCONTROLLER INSTRUCTION SET
|
|