|
Total properties:
23
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2001
|
Application #:
|
08922851
|
Filing Dt:
|
09/03/1997
|
|
Title:
|
METHOD AND APPARATUS FOR GENERATING A PROGRAMMABLE SYNCHRONIZATION SIGNAL FOR A DATA COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/18/2001
|
Application #:
|
08969971
|
Filing Dt:
|
11/13/1997
|
|
Publication #:
|
|
Pub Dt:
|
11/08/2001
| | | | |
|
Title:
|
METHOD AND APPARATUS FOR GENERATING A LINE IMPAIRMENT LEARNING SIGNAL FOR A DATA COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2000
|
Application #:
|
09013671
|
Filing Dt:
|
01/26/1998
|
|
Title:
|
METHOD AND APPARATUS FOR IMPLEMENTING ENHANCED MULTIPLE MODULUS CONVERSION TECHNIQUES IN A SIGNAL POINT MAPPING CONTEXT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09050263
|
Filing Dt:
|
03/30/1998
|
|
Title:
|
METHOD AND APPARATUS FOR IMPLEMENTING SHORT-WORD DIVISION TECHNIQUES IN A MULTIPLE MODULUS CONVERSION CONTEXT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/19/2000
|
Application #:
|
09075719
|
Filing Dt:
|
05/11/1998
|
|
Title:
|
METHODS AND APPARATUS FOR VERIFYING TRANSMIT POWER LEVELS IN A SIGNAL POINT LIMITED TRANSMISSION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2001
|
Application #:
|
09095689
|
Filing Dt:
|
06/10/1998
|
|
Title:
|
METHOD AND APPARATUS FOR TRAINING AN ECHO CANCELER IN A PCM MODEM CONTEXT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2001
|
Application #:
|
09112433
|
Filing Dt:
|
07/09/1998
|
|
Title:
|
METHOD AND APPARATUS FOR REDUCING START-UP LATENCY IN A DATA TRANSMISSION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/2002
|
Application #:
|
09123599
|
Filing Dt:
|
07/28/1998
|
|
Title:
|
METHOD AND APPARATUS FOR TRANSMITTING CONTROL SIGNALS IN A DATA COMMUNICATION SYSTEM HAVING A FULLY DIGITAL COMMUNICATION CHANNEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
09143584
|
Filing Dt:
|
08/31/1998
|
|
Title:
|
METHODS AND APPARATUS FOR A HIGH EFFICIENCY CHARGE PUMP
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09149638
|
Filing Dt:
|
09/08/1998
|
|
Title:
|
METHOD AND APPARATUS FOR TRAINING EQUALIZER STRUCTURES IN A DIGITAL COMMUNICATION SYSTEM HAVING PERIODIC DIGITAL IMPAIRMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2003
|
Application #:
|
09149910
|
Filing Dt:
|
09/09/1998
|
|
Title:
|
DUAL-DAMASCENE INTERCONNECT STRUCTURES EMPLOYING LOW-K DIELECTRIC MATERIALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09160735
|
Filing Dt:
|
09/25/1998
|
|
Title:
|
METHODS & APPARATUS FOR DISTRIBUTING MISMATCHED ERROR ASSOCIATED WITH DATA CONVERTER ELEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/15/2002
|
Application #:
|
09160834
|
Filing Dt:
|
09/25/1998
|
|
Title:
|
METHOD FOR FABRICATING INTERPOLY DIELECTRICS IN NON-VOLATILE STACKED-GATE MEMORY STRUCTURES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09162185
|
Filing Dt:
|
09/28/1998
|
|
Title:
|
NITRIDE ETCH STOP FOR POISONED UNLANDED VIAS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2000
|
Application #:
|
09162272
|
Filing Dt:
|
09/29/1998
|
|
Title:
|
ELEVATED CHANNEL MOSFET
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
09162493
|
Filing Dt:
|
09/29/1998
|
|
Title:
|
TIMING RECOVERY FOR A HIGH SPEED DIGITAL DATA COMMUNICATION SYSTEM BASED ON ADAPTIVE EQUALIZER IMPULSE RESPONSE CHARACTERISTICS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/11/2000
|
Application #:
|
09163789
|
Filing Dt:
|
09/30/1998
|
|
Title:
|
COMPENSATION TECHNIQUE USING MOS CAPACITANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/30/2002
|
Application #:
|
09164155
|
Filing Dt:
|
09/30/1998
|
|
Title:
|
METHOD AND APPARATUS FOR IDENTIFYING THE ENCODING TYPE OF A CENTRAL OFFICE CODEC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/15/2005
|
Application #:
|
09164504
|
Filing Dt:
|
09/30/1998
|
|
Title:
|
ECHO CANCELING METHOD AND APPARATUS FOR DIGITAL DATA COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/2002
|
Application #:
|
09164530
|
Filing Dt:
|
09/30/1998
|
|
Title:
|
METHOD AND APPARATUS FOR CANCELING PERIODIC INTERFERENCE SIGNALS IN A DIGITAL DATA COMMUNICATION SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09172315
|
Filing Dt:
|
10/14/1998
|
|
Title:
|
RECONFIGURABLE FUNCTIONAL UNITS FOR IMPLEMENTING A HYBRID VLIW-SIMD PROGRAMMING MODEL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2001
|
Application #:
|
09172527
|
Filing Dt:
|
10/14/1998
|
|
Title:
|
DIGITAL SIGNAL PROCESSOR CONFIGURATION INCLUDING MULTIPLYING UNITS COUPLED TO PLURAL ACCUMULATORS FOR ENHANCED PARALLEL MAC PROCESSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2001
|
Application #:
|
09173257
|
Filing Dt:
|
10/14/1998
|
|
Title:
|
PROCESSOR CONTAINING DATA PATH UNITS WITH FORWARDING PATHS BETWEEN TWO DATA PATH UNITS AND A UNIQUE CONFIGURATION OR REGISTER BLOCKS
|
|
