Total properties:
464
Page
5
of
5
Pages:
1 2 3 4 5
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2003
|
Application #:
|
10209141
|
Filing Dt:
|
07/31/2002
|
Title:
|
METHOD AND APPARATUS FOR SENSING A PROGRAMMING STATE OF FUSES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
10218352
|
Filing Dt:
|
08/14/2002
|
Title:
|
DIFFERENTIAL AMPLIFIER WITH INPUT GATE OXIDE BREAKDOWN AVOIDANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2008
|
Application #:
|
10231764
|
Filing Dt:
|
08/28/2002
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
Title:
|
WIRELESS INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10259708
|
Filing Dt:
|
09/27/2002
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
DIGITAL AUTOMATIC GAIN CONTROL FOR TRANSCEIVER DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2006
|
Application #:
|
10259711
|
Filing Dt:
|
09/27/2002
|
Publication #:
|
|
Pub Dt:
|
08/28/2003
| | | | |
Title:
|
INTERFERENCE REDUCTION IN CCK MODULATED SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/21/2005
|
Application #:
|
10259717
|
Filing Dt:
|
09/27/2002
|
Publication #:
|
|
Pub Dt:
|
10/02/2003
| | | | |
Title:
|
SYCHRONIZATION DATA DETECTION UNIT AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
03/16/2004
|
Application #:
|
10272979
|
Filing Dt:
|
10/18/2002
|
Title:
|
SEMICONDUCTOR DEVICE WITH TENSILE STRAIN SILICON INTRODUCED BY COMPRESSIVE MATERIAL IN A BURIED OXIDE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
10283901
|
Filing Dt:
|
10/30/2002
|
Title:
|
FILE SYSTEM BASED TASK QUEUE MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/13/2007
|
Application #:
|
10284641
|
Filing Dt:
|
10/31/2002
|
Publication #:
|
|
Pub Dt:
|
12/04/2003
| | | | |
Title:
|
PHASE ERROR CORRECTION USING DESPREAD SIGNALS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/21/2006
|
Application #:
|
10284642
|
Filing Dt:
|
10/31/2002
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
DIRECT CONVERSION RECEIVER HAVING A GAIN-SETTING DEPENDENT FILTER PARAMETER
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10284646
|
Filing Dt:
|
10/31/2002
|
Publication #:
|
|
Pub Dt:
|
12/04/2003
| | | | |
Title:
|
RESIDUAL PHASE ERROR CORRECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2003
|
Application #:
|
10291612
|
Filing Dt:
|
11/12/2002
|
Title:
|
METHOD OF FORMING RELIABLE CAPPED COPPER INTERCONNECTS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2005
|
Application #:
|
10299367
|
Filing Dt:
|
11/18/2002
|
Title:
|
HIERARCHICAL TEXTURE CACHE
|
|
|
Patent #:
|
|
Issue Dt:
|
01/11/2005
|
Application #:
|
10301617
|
Filing Dt:
|
11/22/2002
|
Publication #:
|
|
Pub Dt:
|
05/27/2004
| | | | |
Title:
|
TWO TRANSISTOR NOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
10315393
|
Filing Dt:
|
12/09/2002
|
Publication #:
|
|
Pub Dt:
|
06/10/2004
| | | | |
Title:
|
EMULATION OF LONG DELAY CHAIN BY RING OSCILLATOR WITH FLOATING BODY-TIED BODY DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2004
|
Application #:
|
10320851
|
Filing Dt:
|
12/16/2002
|
Title:
|
APPARATUS AND METHOD FOR SYNTHESIZING A FREQUENCY USING VERNIER DIVIDES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
10324761
|
Filing Dt:
|
12/20/2002
|
Publication #:
|
|
Pub Dt:
|
01/01/2004
| | | | |
Title:
|
PASSIVE IMPEDANCE NETWORK FOR ROTATING A PHASE SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2006
|
Application #:
|
10324806
|
Filing Dt:
|
12/20/2002
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
ELECTRONIC CIRCUIT WITH IMPROVED CURRENT STABILISATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
10324808
|
Filing Dt:
|
12/20/2002
|
Publication #:
|
|
Pub Dt:
|
04/01/2004
| | | | |
Title:
|
FREQUENCY ERROR CORRECTION IN A COMMUNICATION SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/30/2005
|
Application #:
|
10327162
|
Filing Dt:
|
12/20/2002
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
INTEGRATED RF SIGNAL LEVEL DETECTOR USABLE FOR AUTOMATIC POWER LEVEL CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
10327165
|
Filing Dt:
|
12/20/2002
|
Publication #:
|
|
Pub Dt:
|
04/01/2004
| | | | |
Title:
|
PHASE ERROR CORRECTOR AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
10336137
|
Filing Dt:
|
01/03/2003
|
Title:
|
SOFTWARE BASED MEMORY DESIGN GENERATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2004
|
Application #:
|
10361086
|
Filing Dt:
|
02/07/2003
|
Publication #:
|
|
Pub Dt:
|
01/01/2004
| | | | |
Title:
|
PHASE-LOCKED LOOP WITH AUTOMATIC FREQUENCY TUNING
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10361088
|
Filing Dt:
|
02/07/2003
|
Publication #:
|
|
Pub Dt:
|
05/06/2004
| | | | |
Title:
|
EQUALIZING CIRCUIT WITH NOTCH COMPENSATION FOR A DIRECT COVERSION RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
10/02/2007
|
Application #:
|
10368431
|
Filing Dt:
|
02/20/2003
|
Title:
|
SYSTEMS AND METHODS FOR ACCOUNTING FOR INTERCARRIER INTERFERENCE IN TRANSMISSION SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2004
|
Application #:
|
10413829
|
Filing Dt:
|
04/15/2003
|
Publication #:
|
|
Pub Dt:
|
09/25/2003
| | | | |
Title:
|
MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/2004
|
Application #:
|
10417002
|
Filing Dt:
|
04/16/2003
|
Title:
|
SYSTEM AND METHOD FOR PROVIDING CAPACITIVE SPARE FILL CELLS IN AN INTEGRATED CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
10420229
|
Filing Dt:
|
04/22/2003
|
Title:
|
FLIP FLOP SUPPORTING GLITCHLESS OPERATION ON A ONE-HOT BUS AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2004
|
Application #:
|
10420635
|
Filing Dt:
|
04/22/2003
|
Publication #:
|
|
Pub Dt:
|
03/04/2004
| | | | |
Title:
|
METHOD OF FORMING A LOW LEAKAGE DIELECTRIC LAYER PROVIDING AN INCREASED CAPACITIVE COUPLING
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/2004
|
Application #:
|
10422455
|
Filing Dt:
|
04/24/2003
|
Publication #:
|
|
Pub Dt:
|
10/30/2003
| | | | |
Title:
|
ASYMMETRIC MULTI-CONVERTER POWER SUPPLY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2006
|
Application #:
|
10424454
|
Filing Dt:
|
04/28/2003
|
Title:
|
SYSTEM AND METHOD FOR IDENTIFYING EMPTY LOCATIONS IN A SCRAMBLED MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2006
|
Application #:
|
10425564
|
Filing Dt:
|
04/29/2003
|
Title:
|
APPARATUS AND METHOD FOR ISOCHRONOUS ARBITRATION TO SCHEDULE MEMORY REFRESH REQUESTS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2007
|
Application #:
|
10425974
|
Filing Dt:
|
04/29/2003
|
Title:
|
DDR ON-THE-FLY SYNCHRONIZATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
10426382
|
Filing Dt:
|
04/30/2003
|
Title:
|
METHOD AND SYSTEM FOR PROVIDING A SHARED WRITE DRIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/2004
|
Application #:
|
10429697
|
Filing Dt:
|
05/06/2003
|
Title:
|
FINFET-BASED SRAM CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10464965
|
Filing Dt:
|
06/19/2003
|
Publication #:
|
|
Pub Dt:
|
05/06/2004
| | | | |
Title:
|
COMPLEMENTARY CODE DECODING BY REDUCED SIZED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10653750
|
Filing Dt:
|
09/03/2003
|
Title:
|
CIRCULAR BUFFER USING AGE VECTORS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/16/2007
|
Application #:
|
10676600
|
Filing Dt:
|
10/01/2003
|
Title:
|
FACILITATING COLD RESET AND WARM RESET TASKING IN A COMPUTER SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
08/02/2005
|
Application #:
|
10683823
|
Filing Dt:
|
10/10/2003
|
Title:
|
LATCH CIRCUIT WITH METASTABILITY TRAP AND METHOD THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2007
|
Application #:
|
10699667
|
Filing Dt:
|
11/04/2003
|
Title:
|
FREQUENCY DOMAIN ESTIMATION OF IQ IMBALANCE IN A WIRELESS OFDM DIRECT CONVERSION RECEIVER USING LOOPBACK CONNECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
10700474
|
Filing Dt:
|
11/05/2003
|
Title:
|
DC OFFSET CANCELLATION IN A DIRECT CONVERSION RECEIVER CONFIGURED FOR RECEIVING AN OFDM SIGNAL
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
10768073
|
Filing Dt:
|
02/02/2004
|
Title:
|
COARSE FREQUENCY ESTIMATION IN AN OFDM RECEIVER BASED ON AUTOCORRELATION OF ACCUMULATED SAMPLES
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2005
|
Application #:
|
10770163
|
Filing Dt:
|
02/02/2004
|
Title:
|
SELF ALIGNED DOUBLE GATE TRANSISTOR HAVING A STRAINED CHANNEL REGION AND PROCESS THEREFOR
|
|
|
Patent #:
|
|
Issue Dt:
|
04/05/2005
|
Application #:
|
10774418
|
Filing Dt:
|
02/10/2004
|
Title:
|
METHOD OF TREATING INLAID COPPER FOR IMPROVED CAPPING LAYER ADHESION WITHOUT DAMAGING POROUS LOW-K MATERIALS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
10782874
|
Filing Dt:
|
02/23/2004
|
Title:
|
METHOD OF FORMING A CONTACT IN A SEMICONDUCTOR DEVICE WITH FORMATION OF SILICIDE PRIOR TO PLASMA TREATMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
10816682
|
Filing Dt:
|
04/02/2004
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
WLAN HEADER DETECTION IN ANALOG RADIO FRONT END
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
10816876
|
Filing Dt:
|
04/05/2004
|
Title:
|
AUTOCORRELATION THRESHOLD GENERATION BASED ON MEDIAN FILTERING FOR SYMBOL BOUNDARY DETECTION IN AN OFDM RECEIVER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/21/2006
|
Application #:
|
10842297
|
Filing Dt:
|
05/10/2004
|
Publication #:
|
|
Pub Dt:
|
07/28/2005
| | | | |
Title:
|
METHOD FOR INITIALIZING A SYSTEM INCLUDING A HOST AND PLURALITY OF MEMORY MODULES CONNECTED VIA A SERIAL MEMORY INTERCONNECT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/05/2006
|
Application #:
|
10873069
|
Filing Dt:
|
06/21/2004
|
Title:
|
ELECTRICALLY ADDRESSABLE MEMORY SWITCH
|
|
|
Patent #:
|
|
Issue Dt:
|
05/23/2006
|
Application #:
|
10970266
|
Filing Dt:
|
10/21/2004
|
Publication #:
|
|
Pub Dt:
|
12/01/2005
| | | | |
Title:
|
DIGITALLY CONTROLLED FILTER TUNING FOR WLAN COMMUNICATION DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2007
|
Application #:
|
10973871
|
Filing Dt:
|
10/26/2004
|
Title:
|
HEAT REMOVAL IN SOI DEVICES USING A BURIED OXIDE LAYER/CONDUCTIVE LAYER COMBINATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
11008877
|
Filing Dt:
|
12/10/2004
|
Publication #:
|
|
Pub Dt:
|
09/15/2005
| | | | |
Title:
|
TECHNIQUE FOR COMBINING SCAN TEST AND MEMORY BUILT-IN SELF TEST
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
11033754
|
Filing Dt:
|
01/13/2005
|
Title:
|
DUAL-MODE OUTPUT DRIVER CONFIGURED FOR OUTPUTTING A SIGNAL ACCORDING TO EITHER A SELECTED HIGH VOLTAGE/LOW SPEED MODE OR A LOW VOLTAGE/HIGH SPEED MODE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/14/2006
|
Application #:
|
11033757
|
Filing Dt:
|
01/13/2005
|
Title:
|
VOLTAGE MODE TRANSCEIVER HAVING PROGRAMMABLE VOLTAGE SWING AND EXTERNAL REFERENCE-BASED CALIBRATION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11070347
|
Filing Dt:
|
03/02/2005
|
Title:
|
METHOD AND APPARATUS FOR SHARING AN INPUT/OUTPUT TERMINAL BY MULTIPLE COMPENSATION CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/06/2007
|
Application #:
|
11098873
|
Filing Dt:
|
04/05/2005
|
Title:
|
DEVICE HAVING AN INTERFACE AND METHOD THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2007
|
Application #:
|
11147003
|
Filing Dt:
|
06/07/2005
|
Title:
|
HYSTERISIS MANAGEMENT FOR DELAY LINE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2007
|
Application #:
|
11197706
|
Filing Dt:
|
08/04/2005
|
Title:
|
ASYMMETRIC PRECHARGED FLIP FLOP
|
|
|
Patent #:
|
|
Issue Dt:
|
11/13/2007
|
Application #:
|
11234664
|
Filing Dt:
|
09/23/2005
|
Title:
|
SPLIT POWER SUPPLY SUBSYSTEM WITH ISOLATED VOLTAGE SUPPLIES TO SATISFY A PREDETERMINED POWER LIMIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2008
|
Application #:
|
11279981
|
Filing Dt:
|
04/17/2006
|
Title:
|
COMPUTER GRAPHICS PROCESSING SYSTEM, COMPUTER MEMORY, AND METHOD OF USE WITH COMPUTER GRAPHICS PROCESSING SYSTEM UTILIZING HIERARCHICAL IMAGE DEPTH BUFFER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
11286454
|
Filing Dt:
|
11/23/2005
|
Title:
|
DELAY-LOCKED LOOP HAVING A PLURALITY OF LOCK MODES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2008
|
Application #:
|
11368787
|
Filing Dt:
|
03/06/2006
|
Title:
|
SYSTEM INCLUDING A SINGLE ENDED SWITCHING TOPOLOGY FOR HIGH-SPEED BIDIRECTIONAL SIGNALING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2008
|
Application #:
|
11475675
|
Filing Dt:
|
06/26/2006
|
Publication #:
|
|
Pub Dt:
|
12/27/2007
| | | | |
Title:
|
INTEGRATED CIRCUIT DESIGN SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/24/2009
|
Application #:
|
11491635
|
Filing Dt:
|
07/24/2006
|
Publication #:
|
|
Pub Dt:
|
11/16/2006
| | | | |
Title:
|
SYSTEM AND METHOD FOR IDENTIFYING EMPTY LOCATIONS IN A SCRAMBLED MEMORY
|
|