Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 022336/0491 | |
| Pages: | 3 |
| | Recorded: | 03/03/2009 | | |
| Attorney Dkt #: | 8956-000128/US |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11896828
|
Filing Dt:
|
09/06/2007
|
|
Publication #:
|
|
Pub Dt:
|
03/13/2008
| | | | |
|
Title:
|
PARALLEL BIT TEST CIRCUIT AND METHOD
|
|
|
Assignee
|
|
|
|
|
| 416 MAETAN-DONG, YEONGTONG-GU, SUWON-SI |
| GYEONGGI-DO, KOREA, REPUBLIC OF |
|
|
Correspondence name and address
|
| |
GARY D. YACURA
|
| |
11730 PLAZA AMERICA DRIVE
|
| |
RESTON, VA 20190
|
Search Results as of:
06/25/2024 08:40 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
