skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:015487/0501   Pages: 5
Recorded: 06/21/2004
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 12
1
Patent #:
Issue Dt:
05/28/2002
Application #:
09648077
Filing Dt:
08/25/2000
Title:
METHOD OF FORMING ONO FLASH MEMORY DEVICES USING RAPID THERMAL OXIDATION
2
Patent #:
Issue Dt:
03/26/2002
Application #:
09648361
Filing Dt:
08/25/2000
Title:
METHOD OF FORMING ONO FLASH MEMORY DEVICES USING LOW ENERGY NITROGEN IMPLANTATION
3
Patent #:
Issue Dt:
05/07/2002
Application #:
09822995
Filing Dt:
03/30/2001
Title:
I/O partitioning system and methodology to reduce band-to-band tunneling current during erase
4
Patent #:
Issue Dt:
12/10/2002
Application #:
09829193
Filing Dt:
04/09/2001
Publication #:
Pub Dt:
01/30/2003
Title:
SOFT PROGRAM AND SOFT PROGRAM VERIFY OF THE CORE CELLS IN FLASH MEMORY ARRAY
5
Patent #:
Issue Dt:
04/30/2002
Application #:
09873927
Filing Dt:
06/04/2001
Title:
METHODS AND APPARATUS FOR READING A CAM CELL USING BOOSTED AND REGULATED GATE VOLTAGE
6
Patent #:
Issue Dt:
04/09/2002
Application #:
09884583
Filing Dt:
06/19/2001
Title:
Ceiling test mode to characterize the threshold voltage distribution of over programmed memory cells
7
Patent #:
Issue Dt:
03/18/2003
Application #:
09915018
Filing Dt:
07/25/2001
Publication #:
Pub Dt:
01/30/2003
Title:
VOLTAGE BOOST CIRCUIT USING SUPPLY VOLTAGE DETECTION TO COMPENSATE FOR SUPPLY VOLTAGE VARIATIONS IN READ MODE VOLTAGES
8
Patent #:
Issue Dt:
02/25/2003
Application #:
09928059
Filing Dt:
08/10/2001
Title:
DECODER APPARATUS AND METHODS FOR PRE-CHARGING BIT LINES
9
Patent #:
Issue Dt:
05/20/2003
Application #:
09998624
Filing Dt:
11/30/2001
Title:
DIE SEAL FOR SEMICONDUCTOR DEVICE MOISTURE PROTECTION
10
Patent #:
Issue Dt:
01/21/2003
Application #:
09999869
Filing Dt:
10/23/2001
Title:
DRAIN SIDE SENSING SCHEME FOR VIRTUAL GROUND FLASH EPROM ARRAY WITH ADJACENT BIT CHARGE AND HOLD
11
Patent #:
Issue Dt:
10/26/2004
Application #:
10045354
Filing Dt:
11/07/2001
Title:
INNOVATIVE METHOD OF HARD MASK REMOVAL
12
Patent #:
Issue Dt:
11/04/2003
Application #:
10126326
Filing Dt:
04/19/2002
Title:
RELACS SHRINK METHOD APPLIED FOR SINGLE PRINT RESIST MASK FOR LDD OR BURIED BITLINE IMPLANTS USING CHEMICALLY AMPLIFIED DUV TYPE PHOTORESIST
Assignors
1
Exec Dt:
03/30/2004
2
Exec Dt:
05/14/2004
Assignee
1
ONE AMD PLACE
P.O. BOX 3453
SUNNYVALE, CALIFORNIA 94088-3453
Correspondence name and address
ESCHWEILER & ASSOCIATES, LLC
THOMAS G. ESCHWEILER
629 EUCLID AVE., STE. 1210
NATIONAL CITY BANK BUILDING
CLEVELAND, OH 44114

Search Results as of: 05/23/2024 03:41 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT