skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:017535/0508   Pages: 5
Recorded: 04/27/2006
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 10
1
Patent #:
Issue Dt:
09/23/2008
Application #:
11119029
Filing Dt:
04/29/2005
Title:
TARGETS FOR MEASUREMENTS IN SEMICONDUCTOR DEVICES
2
Patent #:
NONE
Issue Dt:
Application #:
11234535
Filing Dt:
09/23/2005
Publication #:
Pub Dt:
03/29/2007
Title:
Methods of forming copper interconnect structures on semiconductor substrates
3
Patent #:
Issue Dt:
06/02/2009
Application #:
11266024
Filing Dt:
11/03/2005
Publication #:
Pub Dt:
05/03/2007
Title:
METHODS OF FABRICATING INTEGRATED CIRCUIT TRANSISTORS BY SIMULTANEOUSLY REMOVING A PHOTORESIST LAYER AND A CARBON-CONTAINING LAYER ON DIFFERENT ACTIVE AREAS
4
Patent #:
Issue Dt:
09/08/2009
Application #:
11267980
Filing Dt:
11/07/2005
Publication #:
Pub Dt:
05/10/2007
Title:
METHODS OF FABRICATING INTEGRATED CIRCUIT DEVICES USING ANTI-REFLECTIVE COATING AS IMPLANT BLOCKING LAYER
5
Patent #:
NONE
Issue Dt:
Application #:
11345422
Filing Dt:
02/01/2006
Publication #:
Pub Dt:
08/02/2007
Title:
Electronic subsystem assembly including radio frequency interface
6
Patent #:
Issue Dt:
02/19/2008
Application #:
11354985
Filing Dt:
02/16/2006
Publication #:
Pub Dt:
08/16/2007
Title:
METHOD AND APPARATUS FOR AN OSCILLATOR WITHIN A MEMORY DEVICE
7
Patent #:
NONE
Issue Dt:
Application #:
11390982
Filing Dt:
03/27/2006
Publication #:
Pub Dt:
09/27/2007
Title:
System and method for semiconductor device fabrication using modeling
8
Patent #:
Issue Dt:
05/27/2008
Application #:
11397429
Filing Dt:
04/04/2006
Publication #:
Pub Dt:
10/04/2007
Title:
METHODS OF DDR RECEIVER READ RE-SYNCHRONIZATION
9
Patent #:
Issue Dt:
07/06/2010
Application #:
11402764
Filing Dt:
04/12/2006
Publication #:
Pub Dt:
10/18/2007
Title:
CONTROL SYSTEMS AND METHODS ASSOCIATED THEREWITH
10
Patent #:
Issue Dt:
12/01/2009
Application #:
11403483
Filing Dt:
04/13/2006
Publication #:
Pub Dt:
10/18/2007
Title:
RETICLE STAGES FOR LITHOGRAPHY SYSTEMS AND LITHOGRAPHY METHODS
Assignor
1
Exec Dt:
04/27/2006
Assignee
1
ST.-MARTIN-STR. 53
MUNICH, GERMANY 81669
Correspondence name and address
HEATHER ROWLAND
3000 CENTREGREEN WAY
CARY, NC 27513

Search Results as of: 06/24/2024 03:24 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT