Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 039590/0508 | |
| Pages: | 7 |
| | Recorded: | 08/30/2016 | | |
Attorney Dkt #: | 22272-34612 |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
15250885
|
Filing Dt:
|
08/29/2016
|
Publication #:
|
|
Pub Dt:
|
12/22/2016
| | | | |
Title:
|
Scaling of Integrated Circuit Design Including High-Level Logic Components
|
|
Assignee
|
|
|
2130 GOLD STREET, SUITE 100 |
SAN JOSE, CALIFORNIA 95002 |
|
Correspondence name and address
|
|
FENWICK & WEST LLP
|
|
801 CALIFORNIA ST
|
|
ATTN MICHAEL W. FARN
|
|
MOUNTAIN VIEW, CA 94041
|
Search Results as of:
09/25/2024 07:05 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|