Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
Reel/Frame: | 017141/0517 | |
| Pages: | 3 |
| | Recorded: | 10/24/2005 | | |
Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
Total properties:
1
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
11257369
|
Filing Dt:
|
10/24/2005
|
Publication #:
|
|
Pub Dt:
|
06/01/2006
| | | | |
Title:
|
METHOD OF FABRICATING TRANSISTOR INCLUDING BURIED INSULATING LAYER AND TRANSISTOR FABRICATED USING THE SAME
|
|
Assignee
|
|
|
416, MAETAN-DONG |
YEONGTONG-GU |
SUWON-SI, GYEONGGI-DO, KOREA, REPUBLIC OF |
|
Correspondence name and address
|
|
ANTHONY P. ONELLO, JR.
|
|
MILLS & ONELLO LLP
|
|
ELEVEN BEACON STREET, 605
|
|
BOSTON, MASSACHUSETTS 02108
|
Search Results as of:
09/22/2024 06:02 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|