skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:005284/0520   Pages: 2
Recorded: 03/07/1990
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST.
Total properties: 17
1
Patent #:
Issue Dt:
11/06/1984
Application #:
06313524
Filing Dt:
10/21/1981
Title:
HIGH SPEED DATA BUS SYSTEM
2
Patent #:
Issue Dt:
09/15/1987
Application #:
06339034
Filing Dt:
01/13/1982
Title:
BACKPLANE POWER CONNECTOR SYSTEM
3
Patent #:
Issue Dt:
09/15/1987
Application #:
06339034
Filing Dt:
01/13/1982
Title:
BACKPLANE POWER CONNECTOR SYSTEM
4
Patent #:
Issue Dt:
05/21/1985
Application #:
06426046
Filing Dt:
09/28/1982
Title:
I/O BUS CLOCK
5
Patent #:
Issue Dt:
08/20/1985
Application #:
06525195
Filing Dt:
08/22/1983
Title:
WAFER TRANSFER DEVICE
6
Patent #:
Issue Dt:
09/20/1988
Application #:
06533904
Filing Dt:
09/19/1983
Title:
LOW RESISTANCE CONNECTOR
7
Patent #:
Issue Dt:
07/29/1986
Application #:
06590651
Filing Dt:
03/19/1984
Title:
MODULE CONSTRUCTION FOR SEMICONDUCTOR CHIP
8
Patent #:
Issue Dt:
03/11/1986
Application #:
06590652
Filing Dt:
03/19/1984
Title:
SEMICONDUCTOR CHIP MOUNTING SYSTEM
9
Patent #:
Issue Dt:
10/14/1986
Application #:
06595086
Filing Dt:
03/30/1984
Title:
WIRED LOGIC VOTING CIRCUIT
10
Patent #:
Issue Dt:
05/19/1987
Application #:
06604783
Filing Dt:
04/27/1984
Title:
SEMICONDUCTOR CHIP INTERFACE
11
Patent #:
Issue Dt:
05/19/1987
Application #:
06605018
Filing Dt:
04/27/1984
Title:
SEMICONDUCTOR CHIP MODULE INTERCONNECTION SYSTEM
12
Patent #:
Issue Dt:
04/14/1987
Application #:
06618095
Filing Dt:
06/07/1984
Title:
WSI TESTER
13
Patent #:
Issue Dt:
03/25/1986
Application #:
06648570
Filing Dt:
09/07/1984
Title:
METHOD FOR MOUNTING A SEMICONDUCTOR CHIP
14
Patent #:
Issue Dt:
12/16/1986
Application #:
06674817
Filing Dt:
11/26/1984
Title:
WAFER SCALE INTEGRATED CIRCUIT TESTING CHUCK
15
Patent #:
Issue Dt:
04/12/1988
Application #:
06838636
Filing Dt:
03/11/1986
Title:
SEMICONDUCTOR CHIP MOUNTING SYSTEM
16
Patent #:
Issue Dt:
04/26/1988
Application #:
06850089
Filing Dt:
04/09/1986
Title:
DYNAMICALLY CONTROLLED INTERLEAVING
17
Patent #:
Issue Dt:
04/26/1988
Application #:
06850089
Filing Dt:
04/09/1986
Title:
DYNAMICALLY CONTROLLED INTERLEAVING
Assignor
1
Exec Dt:
02/20/1990
Assignee
1
Correspondence name and address
JAMES R. THEIN
SUITE 705
2001 JEFFERSON DAVIS HIGHWAY
ARLINGTON, VA 22202

Search Results as of: 06/21/2025 01:25 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT