Total properties:
24
|
|
Patent #:
|
|
Issue Dt:
|
03/11/2003
|
Application #:
|
09940852
|
Filing Dt:
|
08/29/2001
|
Publication #:
|
|
Pub Dt:
|
09/19/2002
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING REDUCED INTERCONNECT-LINE PARASITIC CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09948485
|
Filing Dt:
|
09/06/2001
|
Title:
|
METHOD FOR FORMING STEPPED CONTACT HOLE FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/24/2003
|
Application #:
|
10057142
|
Filing Dt:
|
01/25/2002
|
Title:
|
METHOD OF FORMING STEPPED CONTACT TRENCH FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/30/2003
|
Application #:
|
10065298
|
Filing Dt:
|
10/01/2002
|
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2004
|
Application #:
|
10248868
|
Filing Dt:
|
02/26/2003
|
Publication #:
|
|
Pub Dt:
|
05/13/2004
| | | | |
Title:
|
SILICON-ON-INSULATOR DEVICE WITH CONTROL TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2004
|
Application #:
|
10249103
|
Filing Dt:
|
03/17/2003
|
Publication #:
|
|
Pub Dt:
|
11/13/2003
| | | | |
Title:
|
METHOD FOR AUTOMATICALLY CONTROLLING DEFECT -SPECIFICATION IN A SEMICONDUCTOR MANUFACTURING PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/02/2004
|
Application #:
|
10249212
|
Filing Dt:
|
03/24/2003
|
Title:
|
METHOD FOR PRODUCING A GATE
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2008
|
Application #:
|
10250228
|
Filing Dt:
|
06/16/2003
|
Publication #:
|
|
Pub Dt:
|
12/16/2004
| | | | |
Title:
|
HALF-TONE PHASE SHIFT MASK AND PATTERNING METHOD USING THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
04/19/2005
|
Application #:
|
10604895
|
Filing Dt:
|
08/25/2003
|
Publication #:
|
|
Pub Dt:
|
03/03/2005
| | | | |
Title:
|
RE-PERFORMABLE SPIN-ON PROCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
03/07/2006
|
Application #:
|
10605377
|
Filing Dt:
|
09/25/2003
|
Publication #:
|
|
Pub Dt:
|
03/31/2005
| | | | |
Title:
|
METHOD OF IMPROVING A RESOLUTION OF CONTACT HOLE PATTERNS BY UTILIZING ALTERNATE PHASE SHIFT PRINCIPLE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2006
|
Application #:
|
10710237
|
Filing Dt:
|
06/28/2004
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
METHOD FOR FABRICATING A THROUGH HOLE ON A SEMICONDUCTOR SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2006
|
Application #:
|
10711624
|
Filing Dt:
|
09/29/2004
|
Publication #:
|
|
Pub Dt:
|
02/10/2005
| | | | |
Title:
|
SILICON-ON-INSULATOR DEVICE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10905610
|
Filing Dt:
|
01/12/2005
|
Publication #:
|
|
Pub Dt:
|
10/20/2005
| | | | |
Title:
|
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
10908871
|
Filing Dt:
|
05/31/2005
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
METHOD OF FORMING CONTACT HOLE AND METHOD OF FABRICATING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10941939
|
Filing Dt:
|
09/16/2004
|
Publication #:
|
|
Pub Dt:
|
03/10/2005
| | | | |
Title:
|
METHOD FOR FORMING A TITANIUM NITRIDE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/23/2009
|
Application #:
|
11162115
|
Filing Dt:
|
08/29/2005
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
METHOD OF FABRICATING CONDUCTIVE LINES WITH SILICIDE LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/2009
|
Application #:
|
11162725
|
Filing Dt:
|
09/21/2005
|
Publication #:
|
|
Pub Dt:
|
08/17/2006
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING SELF-ALIGNED CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
12/16/2008
|
Application #:
|
11163728
|
Filing Dt:
|
10/28/2005
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
METHOD FOR FORMING BURIED DOPED REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2007
|
Application #:
|
11163980
|
Filing Dt:
|
11/07/2005
|
Publication #:
|
|
Pub Dt:
|
11/09/2006
| | | | |
Title:
|
METHOD OF FABRICATING SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/25/2007
|
Application #:
|
11164332
|
Filing Dt:
|
11/18/2005
|
Publication #:
|
|
Pub Dt:
|
12/14/2006
| | | | |
Title:
|
METHOD FOR MANUFACTURING GATE DIELECTRIC LAYER
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/2008
|
Application #:
|
11853025
|
Filing Dt:
|
09/11/2007
|
Publication #:
|
|
Pub Dt:
|
01/03/2008
| | | | |
Title:
|
METHOD OF MANUFACTURING SELF-ALIGNED CONTACT OPENINGS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/2010
|
Application #:
|
12562142
|
Filing Dt:
|
09/18/2009
|
Publication #:
|
|
Pub Dt:
|
01/07/2010
| | | | |
Title:
|
MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE HAVING SELF-ALIGNED CONTACT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13610913
|
Filing Dt:
|
09/12/2012
|
Publication #:
|
|
Pub Dt:
|
01/09/2014
| | | | |
Title:
|
METHOD FOR FORMING CONTACT WINDOW
|
|
|
Patent #:
|
|
Issue Dt:
|
09/02/2014
|
Application #:
|
13620730
|
Filing Dt:
|
09/15/2012
|
Publication #:
|
|
Pub Dt:
|
01/02/2014
| | | | |
Title:
|
METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE
|
|