Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 015909/0532 | |
| Pages: | 2 |
| | Recorded: | 10/18/2004 | | |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
10967447
|
Filing Dt:
|
10/18/2004
|
|
Publication #:
|
|
Pub Dt:
|
01/05/2006
| | | | |
|
Title:
|
SYSTEM AND METHOD FOR A HIGH-SPEED ACCESS ARCHITECTURE FOR SEMICONDUCTOR MEMORY
|
|
|
Assignee
|
|
|
|
|
| NO. 8, LI-HSIN RD. 6 |
| SCIENCE-BASED INDUSTRIAL PARK |
| HSIN-CHU, TAIWAN R.O.C. 300-77 |
|
|
Correspondence name and address
|
| |
1
|
| |
STEVEN H. SLATER
|
| |
17950 PRESTON RD.
|
| |
SUITE 1000
|
| |
DALLAS, TX 75252-5793
|
Search Results as of:
05/30/2024 05:06 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
