|
Total properties:
57
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2005
|
Application #:
|
10045571
|
Filing Dt:
|
10/23/2001
|
|
Publication #:
|
|
Pub Dt:
|
04/24/2003
| | | | |
|
Title:
|
RADIATION-HARDENED PROGRAMMABLE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2003
|
Application #:
|
10107293
|
Filing Dt:
|
03/25/2002
|
|
Title:
|
ERROR CORRECTING LATCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10292787
|
Filing Dt:
|
11/12/2002
|
|
Title:
|
RADIATION HARDENING METHOD FOR SHALLOW TRENCH ISOLATION IN CMOS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2004
|
Application #:
|
10299461
|
Filing Dt:
|
11/19/2002
|
|
Publication #:
|
|
Pub Dt:
|
09/25/2003
| | | | |
|
Title:
|
ERROR CORRECTING LATCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10868706
|
Filing Dt:
|
06/15/2004
|
|
Publication #:
|
|
Pub Dt:
|
11/18/2004
| | | | |
|
Title:
|
ERROR CORRECTING LATCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/14/2009
|
Application #:
|
11071730
|
Filing Dt:
|
03/03/2005
|
|
Publication #:
|
|
Pub Dt:
|
09/07/2006
| | | | |
|
Title:
|
TOTAL IONIZING DOSE SUPPRESSION TRANSISTOR ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2010
|
Application #:
|
11336158
|
Filing Dt:
|
01/20/2006
|
|
Publication #:
|
|
Pub Dt:
|
07/26/2007
| | | | |
|
Title:
|
TEMPERATURE INSENSITIVE REFERENCE CIRCUIT FOR USE IN A VOLTAGE DETECTION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/08/2010
|
Application #:
|
11347903
|
Filing Dt:
|
02/06/2006
|
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
|
Title:
|
SET AND SEGR RESISTANT DELAY CELL AND DELAY LINE FOR POWER-ON RESET CIRCUIT APPLICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/09/2008
|
Application #:
|
11367951
|
Filing Dt:
|
03/03/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/06/2007
| | | | |
|
Title:
|
RADIATION HARDENED LOGIC CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
11384010
|
Filing Dt:
|
03/17/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
|
Title:
|
HIGH SPEED VOLTAGE TRANSLATOR CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/01/2009
|
Application #:
|
11384013
|
Filing Dt:
|
03/17/2006
|
|
Publication #:
|
|
Pub Dt:
|
09/20/2007
| | | | |
|
Title:
|
CURRENT COMPARATOR USING WIDE SWING CURRENT MIRRORS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/01/2010
|
Application #:
|
11456488
|
Filing Dt:
|
07/10/2006
|
|
Publication #:
|
|
Pub Dt:
|
01/10/2008
| | | | |
|
Title:
|
AUTODETECT FEATURE FOR A SPACEWIRE APPLICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/17/2009
|
Application #:
|
11456662
|
Filing Dt:
|
07/11/2006
|
|
Publication #:
|
|
Pub Dt:
|
01/17/2008
| | | | |
|
Title:
|
TWO COMPONENT PHOTODIODE DETECTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/2015
|
Application #:
|
11621503
|
Filing Dt:
|
01/09/2007
|
|
Publication #:
|
|
Pub Dt:
|
07/10/2008
| | | | |
|
Title:
|
DATA THROTTLING CIRCUIT AND METHOD FOR A SPACEWIRE APPLICATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/09/2009
|
Application #:
|
11681462
|
Filing Dt:
|
03/02/2007
|
|
Publication #:
|
|
Pub Dt:
|
09/13/2007
| | | | |
|
Title:
|
CROSS-TALK AND BACK SIDE SHIELDING IN A FRONT SIDE ILLUMINATED PHOTO DETECTOR DIODE ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/2010
|
Application #:
|
11687588
|
Filing Dt:
|
03/16/2007
|
|
Publication #:
|
|
Pub Dt:
|
08/09/2007
| | | | |
|
Title:
|
TOTAL IONIZING DOSE SUPPRESSION TRANSISTOR ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/15/2009
|
Application #:
|
12121480
|
Filing Dt:
|
05/15/2008
|
|
Publication #:
|
|
Pub Dt:
|
11/20/2008
| | | | |
|
Title:
|
ENERGY SENSITIVE DIRECT CONVERSION RADIATION DETECTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2018
|
Application #:
|
12642177
|
Filing Dt:
|
12/18/2009
|
|
Publication #:
|
|
Pub Dt:
|
06/23/2011
| | | | |
|
Title:
|
RADIATION TOLERANT CIRCUIT FOR MINIMIZING THE DEPENDENCE OF A PRECISION VOLTAGE REFERENCE FROM GROUND BOUNCE AND SIGNAL GLITCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12775381
|
Filing Dt:
|
05/06/2010
|
|
Publication #:
|
|
Pub Dt:
|
11/10/2011
| | | | |
|
Title:
|
CONTINUOUS-TIME CIRCUIT AND METHOD FOR CAPACITANCE EQUALIZATION BASED ON ELECTRICALLY TUNABLE VOLTAGE PRE-DISTORTION OF A C-V CHARACTERISTIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2012
|
Application #:
|
12775406
|
Filing Dt:
|
05/06/2010
|
|
Publication #:
|
|
Pub Dt:
|
11/10/2011
| | | | |
|
Title:
|
ELECTRICALLY TUNABLE CONTINUOUS-TIME CIRCUIT AND METHOD FOR COMPENSATING A POLYNOMIAL VOLTAGE-DEPENDENT CHARACTERISTIC OF CAPACITANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
12819965
|
Filing Dt:
|
06/21/2010
|
|
Publication #:
|
|
Pub Dt:
|
12/22/2011
| | | | |
|
Title:
|
TUNGSTEN STIFFENER FOR FLEXIBLE SUBSTRATE ASSEMBLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/26/2013
|
Application #:
|
12939818
|
Filing Dt:
|
11/04/2010
|
|
Publication #:
|
|
Pub Dt:
|
12/15/2011
| | | | |
|
Title:
|
AMPLITUDE-STABILIZED ODD ORDER PRE-DISTORTION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/26/2013
|
Application #:
|
12939834
|
Filing Dt:
|
11/04/2010
|
|
Publication #:
|
|
Pub Dt:
|
12/15/2011
| | | | |
|
Title:
|
AMPLITUDE-STABILIZED EVEN ORDER PRE-DISTORTION CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2012
|
Application #:
|
12948004
|
Filing Dt:
|
11/17/2010
|
|
Publication #:
|
|
Pub Dt:
|
05/17/2012
| | | | |
|
Title:
|
SINGLE EVENT TRANSIENT DIRECT MEASUREMENT METHODOLOGY AND CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/05/2019
|
Application #:
|
13099723
|
Filing Dt:
|
05/03/2011
|
|
Publication #:
|
|
Pub Dt:
|
11/08/2012
| | | | |
|
Title:
|
CIRCUIT AND METHOD FOR REDUCING THE PROPAGATION OF SINGLE EVENT TRANSIENT EFFECTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2016
|
Application #:
|
13218273
|
Filing Dt:
|
08/25/2011
|
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
|
Title:
|
WAFER STRUCTURE FOR ELECTRONIC INTEGRATED CIRCUIT MANUFACTURING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/28/2016
|
Application #:
|
13218292
|
Filing Dt:
|
08/25/2011
|
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
|
Title:
|
WAFER STRUCTURE FOR ELECTRONIC INTEGRATED CIRCUIT MANUFACTURING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2016
|
Application #:
|
13218308
|
Filing Dt:
|
08/25/2011
|
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
|
Title:
|
WAFER STRUCTURE FOR ELECTRONIC INTEGRATED CIRCUIT MANUFACTURING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/12/2016
|
Application #:
|
13218335
|
Filing Dt:
|
08/25/2011
|
|
Publication #:
|
|
Pub Dt:
|
02/28/2013
| | | | |
|
Title:
|
WAFER STRUCTURE FOR ELECTRONIC INTEGRATED CIRCUIT MANUFACTURING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2014
|
Application #:
|
13294051
|
Filing Dt:
|
11/10/2011
|
|
Publication #:
|
|
Pub Dt:
|
05/16/2013
| | | | |
|
Title:
|
HIGH-STABILITY RESET CIRCUIT FOR MONITORING SUPPLY UNDERVOLTAGE AND OVERVOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/07/2012
|
Application #:
|
13446860
|
Filing Dt:
|
04/13/2012
|
|
Publication #:
|
|
Pub Dt:
|
08/02/2012
| | | | |
|
Title:
|
CONTINUOUS-TIME CIRCUIT AND METHOD FOR CAPACITANCE EQUALIZATION BASED ON ELECTRICALLY TUNABLE VOLTAGE PRE-DISTORTION OF A C-V CHARACTERISTIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/27/2012
|
Application #:
|
13446895
|
Filing Dt:
|
04/13/2012
|
|
Publication #:
|
|
Pub Dt:
|
08/09/2012
| | | | |
|
Title:
|
ELECTRICALLY TUNABLE CONTINUOUS-TIME CIRCUIT AND METHOD FOR COMPENSATING A POLYNOMIAL VOLTAGE-DEPENDENT CHARACTERISTIC OF CAPACITANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/07/2014
|
Application #:
|
13549225
|
Filing Dt:
|
07/13/2012
|
|
Publication #:
|
|
Pub Dt:
|
11/01/2012
| | | | |
|
Title:
|
SINGLE EVENT TRANSIENT DIRECT MEASUREMENT METHODOLOGY AND CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2014
|
Application #:
|
13560774
|
Filing Dt:
|
07/27/2012
|
|
Publication #:
|
|
Pub Dt:
|
11/14/2013
| | | | |
|
Title:
|
PHASE-LOCKED LOOP (PLL) FAIL-OVER CIRCUIT TECHNIQUE AND METHOD TO MITIGATE EFFECTS OF SINGLE-EVENT TRANSIENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/06/2015
|
Application #:
|
13749488
|
Filing Dt:
|
01/24/2013
|
|
Publication #:
|
|
Pub Dt:
|
07/24/2014
| | | | |
|
Title:
|
HIGH-GAIN LOW-NOISE PREAMPLIFIER AND ASSOCIATED AMPLIFICATION AND COMMON-MODE CONTROL METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/08/2015
|
Application #:
|
14101072
|
Filing Dt:
|
12/09/2013
|
|
Publication #:
|
|
Pub Dt:
|
06/11/2015
| | | | |
|
Title:
|
INTEGRATED CIRCUIT SHIELDING TECHNIQUE UTILIZING STACKED DIE TECHNOLOGY INCORPORATING TOP AND BOTTOM NICKEL-IRON ALLOY SHIELDS HAVING A LOW COEFFICIENT OF THERMAL EXPANSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/07/2015
|
Application #:
|
14260885
|
Filing Dt:
|
04/24/2014
|
|
Publication #:
|
|
Pub Dt:
|
07/23/2015
| | | | |
|
Title:
|
LOW-NOISE LOW-DISTORTION SIGNAL ACQUISITION CIRCUIT AND METHOD WITH REDUCED AREA UTILIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2016
|
Application #:
|
14341324
|
Filing Dt:
|
07/25/2014
|
|
Publication #:
|
|
Pub Dt:
|
01/28/2016
| | | | |
|
Title:
|
VOLTAGE REGULATOR FOR SYSTEMS WITH A HIGH DYNAMIC CURRENT RANGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/2016
|
Application #:
|
14469361
|
Filing Dt:
|
08/26/2014
|
|
Title:
|
METHOD FOR SYNCHRONIZING A MULTIPLICITY OF CLOCK GENERATING CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2016
|
Application #:
|
14524970
|
Filing Dt:
|
10/27/2014
|
|
Publication #:
|
|
Pub Dt:
|
04/28/2016
| | | | |
|
Title:
|
METHOD FOR CONCURRENT SYSTEM MANAGEMENT AND ERROR DETECTION AND CORRECTION REQUESTS IN INTEGRATED CIRCUITS THROUGH LOCATION AWARE AVOIDANCE LOGIC
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/23/2016
|
Application #:
|
14524988
|
Filing Dt:
|
10/27/2014
|
|
Title:
|
METHOD FOR CREATING A RELIABLE PHASE-LOCKED LOOP IN A RUGGEDIZED OR HARSH ENVIRONMENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/08/2016
|
Application #:
|
14558525
|
Filing Dt:
|
12/02/2014
|
|
Publication #:
|
|
Pub Dt:
|
06/25/2015
| | | | |
|
Title:
|
HIGH-GAIN LOW-NOISE PREAMPLIFIER AND ASSOCIATED AMPLIFICATION AND COMMON-MODE CONTROL METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2017
|
Application #:
|
14656177
|
Filing Dt:
|
03/12/2015
|
|
Publication #:
|
|
Pub Dt:
|
07/23/2015
| | | | |
|
Title:
|
LOW-NOISE LOW-DISTORTION SIGNAL ACQUISITION CIRCUIT AND METHOD WITH REDUCED AREA UTILIZATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/29/2016
|
Application #:
|
14682954
|
Filing Dt:
|
04/09/2015
|
|
Publication #:
|
|
Pub Dt:
|
10/13/2016
| | | | |
|
Title:
|
BASELINE RESTORE SAMPLING METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2017
|
Application #:
|
14932775
|
Filing Dt:
|
11/04/2015
|
|
Publication #:
|
|
Pub Dt:
|
02/25/2016
| | | | |
|
Title:
|
INTEGRATED CIRCUIT SHIELDING TECHNIQUE UTILIZING STACKED DIE TECHNOLOGY INCORPORATING TOP AND BOTTOM NICKEL-IRON ALLOY SHIELDS HAVING A LOW COEFFICIENT OF THERMAL EXPANSION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2017
|
Application #:
|
15060142
|
Filing Dt:
|
03/03/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/08/2016
| | | | |
|
Title:
|
WAFER STRUCTURE FOR ELECTRONIC INTEGRATED CIRCUIT MANUFACTURING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/01/2018
|
Application #:
|
15146762
|
Filing Dt:
|
05/04/2016
|
|
Publication #:
|
|
Pub Dt:
|
08/25/2016
| | | | |
|
Title:
|
BIAS-STARVING CIRCUIT WITH PRECISION MONITORING LOOP FOR VOLTAGE REGULATORS WITH ENHANCED STABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2017
|
Application #:
|
15164652
|
Filing Dt:
|
05/25/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/15/2016
| | | | |
|
Title:
|
WAFER STRUCTURE FOR ELECTRONIC INTEGRATED CIRCUIT MANUFACTURING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2017
|
Application #:
|
15164680
|
Filing Dt:
|
05/25/2016
|
|
Publication #:
|
|
Pub Dt:
|
09/22/2016
| | | | |
|
Title:
|
WAFER STRUCTURE FOR ELECTRONIC INTEGRATED CIRCUIT MANUFACTURING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2017
|
Application #:
|
15181110
|
Filing Dt:
|
06/13/2016
|
|
Publication #:
|
|
Pub Dt:
|
10/13/2016
| | | | |
|
Title:
|
WAFER STRUCTURE FOR ELECTRONIC INTEGRATED CIRCUIT MANUFACTURING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2019
|
Application #:
|
15298059
|
Filing Dt:
|
10/19/2016
|
|
Publication #:
|
|
Pub Dt:
|
08/24/2017
| | | | |
|
Title:
|
MINIMAL-ENERGY UP/DOWN COUNTING APPARATUS AND METHOD FOR EXTREMELY LOW-POWER APPLICATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2018
|
Application #:
|
15357434
|
Filing Dt:
|
11/21/2016
|
|
Publication #:
|
|
Pub Dt:
|
05/24/2018
| | | | |
|
Title:
|
RADIATION-HARDENED BREAK BEFORE MAKE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2021
|
Application #:
|
16126773
|
Filing Dt:
|
09/10/2018
|
|
Publication #:
|
|
Pub Dt:
|
01/03/2019
| | | | |
|
Title:
|
RADIATION-HARDENED BREAK BEFORE MAKE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2022
|
Application #:
|
16438343
|
Filing Dt:
|
06/11/2019
|
|
Publication #:
|
|
Pub Dt:
|
12/17/2020
| | | | |
|
Title:
|
FLIP CHIP ASSEMBLY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2020
|
Application #:
|
16509171
|
Filing Dt:
|
07/11/2019
|
|
Title:
|
METHODS OF MODELLING IRREGULAR SHAPED TRANSISTOR DEVICES IN CIRCUIT SIMULATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2022
|
Application #:
|
16560893
|
Filing Dt:
|
09/04/2019
|
|
Publication #:
|
|
Pub Dt:
|
03/25/2021
| | | | |
|
Title:
|
DETECTION AND CORRECTION OF SINGLE EVENT UPSET (SEU) IN INTEGRATED CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2021
|
Application #:
|
16562377
|
Filing Dt:
|
09/05/2019
|
|
Publication #:
|
|
Pub Dt:
|
03/11/2021
| | | | |
|
Title:
|
PLL WITH MULTIPLE AND ADJUSTABLE PHASE OUTPUTS
|
|
