Total properties:
180
Page
2
of
2
Pages:
1 2
|
|
Patent #:
|
|
Issue Dt:
|
06/11/2002
|
Application #:
|
09208601
|
Filing Dt:
|
12/08/1998
|
Title:
|
METHOD FOR MANUFACUTRING LOWER ELECTRODE OF DRAM CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
09213259
|
Filing Dt:
|
12/17/1998
|
Title:
|
CONTENT ADDRESSABLE MEMORY PROGRAMMABLE ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/11/2001
|
Application #:
|
09236804
|
Filing Dt:
|
01/29/1999
|
Title:
|
DOUBLE DATA RATE SYNCHRONOUS DYNAMIC RANDOM ACCESS MEMORY DEVICE INCORPORATING A STATIC RAM CACHE PER MEMORY BANK
|
|
|
Patent #:
|
|
Issue Dt:
|
01/08/2002
|
Application #:
|
09237496
|
Filing Dt:
|
01/25/1999
|
Title:
|
METHOD FOR FABRICATING AN EMBEDDED DYNAMIC RANDOM ACCESS MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2000
|
Application #:
|
09240821
|
Filing Dt:
|
02/01/1999
|
Title:
|
REPAIR CIRCUIT OF MEMORY CELL ARRAY
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
09243263
|
Filing Dt:
|
02/03/1999
|
Title:
|
CONTENT ADDRESSABLE MEMORY STORAGE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09252127
|
Filing Dt:
|
02/18/1999
|
Title:
|
METHOD OF FABRICATING A DRAM CAPACITOR
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09260637
|
Filing Dt:
|
03/02/1999
|
Title:
|
SYSTEM FOR REDUCING PROCESSOR WORKLOADS WITH MEMORY REMAPPING TECHNIQUES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/1999
|
Application #:
|
09264946
|
Filing Dt:
|
03/09/1999
|
Title:
|
SEMI-CONDUCTOR DEVICE WITH A MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
09266472
|
Filing Dt:
|
03/11/1999
|
Title:
|
FIRST-IN, FIRST-OUT INTEGRATED CIRCUIT MEMORY DEVICE INCORPORATING A RETRANSMIT FUNCTION
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
09271202
|
Filing Dt:
|
03/17/1999
|
Title:
|
VLIW PROCESSOR WITH LESS INSTRUCTION ISSUE SLOTS THATN FUNCTIONAL UNITS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/2003
|
Application #:
|
09281749
|
Filing Dt:
|
03/30/1999
|
Title:
|
CHANNEL INTERFACE AND PROTOCOLS FOR CACHE COHERENCY IN A SCALABLE SYMMETRIC MULTIPROCESSOR SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
05/09/2000
|
Application #:
|
09286139
|
Filing Dt:
|
04/05/1999
|
Title:
|
METHOD OF MANUFACTURING FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
05/15/2001
|
Application #:
|
09295641
|
Filing Dt:
|
04/20/1999
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY SYSTEM WITH A STATIC RANDOM ACCESS MEMORY INTERFACE AND METHODS FOR USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09316558
|
Filing Dt:
|
05/24/1999
|
Title:
|
INTEGRATED CIRCUIT HAVING DYNAMIC MEMORY WITH BOOSTED PLATELINE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
09318200
|
Filing Dt:
|
05/25/1999
|
Title:
|
SERIAL FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2001
|
Application #:
|
09320207
|
Filing Dt:
|
05/26/1999
|
Title:
|
MEMORY DEVICE HAVING A CHIP SELECT SPEEDUP FEATURE AND ASSOCIATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
01/30/2001
|
Application #:
|
09320227
|
Filing Dt:
|
05/26/1999
|
Title:
|
MEMORY DEVICE HAVING REDUCED POWER REQUIREMENTS AND ASSOCIATED METHODS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/13/2001
|
Application #:
|
09328957
|
Filing Dt:
|
06/09/1999
|
Title:
|
REDUCED -PITCH 6-TRANSISTOR NMOS CONTENT-ADDRESSABLE-MEMORY CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2001
|
Application #:
|
09333178
|
Filing Dt:
|
06/14/1999
|
Title:
|
MEMORY ARRAY BITLINE TIMING CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2002
|
Application #:
|
09342091
|
Filing Dt:
|
06/29/1999
|
Title:
|
MICRO-CONTROLLER UNIT FOR ACCESSING EXTERNAL MEMORY USING MICROCODE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2003
|
Application #:
|
09349641
|
Filing Dt:
|
07/08/1999
|
Title:
|
FULLY CONNECTED CACHE COHERENT MULTIPROCESSING SYSTEMS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/31/2000
|
Application #:
|
09357739
|
Filing Dt:
|
07/20/1999
|
Title:
|
METHOD OF AND APPARATUS FOR PRECHARGING AND EQUALIZING LOCAL INPUT/OUTPUT SIGNAL LINES WITHIN A MEMORY CIRCUIT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
09360315
|
Filing Dt:
|
07/23/1999
|
Title:
|
NOVEL ERASE CONDITION FOR FLASH MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09360373
|
Filing Dt:
|
10/15/1999
|
Title:
|
CACHED SYNCHRONOUS DRAM ARCHITECTURE HAVING A MODE REGISTER PROGRAMMABLE CACHE POLICY
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2000
|
Application #:
|
09375979
|
Filing Dt:
|
08/16/1999
|
Title:
|
NMOS DYNAMIC CONTENT-ADDRESSABLE-MEMORY CAM CELL WITH SELF-BOOTING PASS TRANSISTORS AND LOCAL ROW AND COLUMN SELECT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/02/2002
|
Application #:
|
09377172
|
Filing Dt:
|
08/19/1999
|
Title:
|
SYSTEM AND A METHOD FOR DEFINING TRANSFORMS OF MEMORY DEVICE ADDRESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2000
|
Application #:
|
09377545
|
Filing Dt:
|
08/19/1999
|
Title:
|
NOVEL APPROACH TO PROVIDE HIGH EXTERNAL VOLTAGE FOR FLASH MEMORY ERASE
|
|
|
Patent #:
|
|
Issue Dt:
|
07/24/2001
|
Application #:
|
09394975
|
Filing Dt:
|
09/13/1999
|
Title:
|
APPARATUS AND METHOD FOR TERMINATING A COMPUTER MEMORY BUS
|
|
|
Patent #:
|
|
Issue Dt:
|
04/27/2004
|
Application #:
|
09420748
|
Filing Dt:
|
10/20/1999
|
Title:
|
PIPELINE REPLAY SUPPORT FOR UNALIGNED MEMORY OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/21/2002
|
Application #:
|
09423804
|
Filing Dt:
|
12/05/2000
|
Title:
|
SYSTEM AND A METHOD FOR TRANSFORMATION OF MEMORY DEVICE ADDRESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
09432307
|
Filing Dt:
|
11/02/1999
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY WITH WRITE-WITHOUT-RESTORE AND SYSTEMS AND METHODS USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2003
|
Application #:
|
09464661
|
Filing Dt:
|
12/15/1999
|
Title:
|
SOFTWARE DIRECT MEMORY ACCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2001
|
Application #:
|
09487501
|
Filing Dt:
|
01/19/2000
|
Title:
|
Array Architecture And Process Flow Of Nonvolatile Memory Devices For Mass Storage Applications
|
|
|
Patent #:
|
|
Issue Dt:
|
04/17/2001
|
Application #:
|
09501583
|
Filing Dt:
|
02/10/2000
|
Title:
|
Content addressable memory system with self-timed signals and cascaded memories for propagating hit signals
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09507106
|
Filing Dt:
|
02/17/2000
|
Title:
|
Arrays of two-transistor, one-capacitor dynamic random access memory cells with interdigitated bitlines
|
|
|
Patent #:
|
|
Issue Dt:
|
11/21/2000
|
Application #:
|
09515007
|
Filing Dt:
|
02/29/2000
|
Title:
|
Enhanced bus turnaround integrated circuit dynamic random access memory device
|
|
|
Patent #:
|
|
Issue Dt:
|
08/28/2001
|
Application #:
|
09521984
|
Filing Dt:
|
03/09/2000
|
Title:
|
Flash memory structure and method of manufacture
|
|
|
Patent #:
|
|
Issue Dt:
|
10/30/2001
|
Application #:
|
09527351
|
Filing Dt:
|
03/17/2000
|
Title:
|
Content addressable memory cells and systems and devices using the same
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2003
|
Application #:
|
09531787
|
Filing Dt:
|
03/21/2000
|
Title:
|
STACKED GATE FLASH MEMORY CELL WITH REDUCED DISTURB CONDITIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/21/2001
|
Application #:
|
09533923
|
Filing Dt:
|
03/23/2000
|
Title:
|
Multi-array memory device, and associated method, having shared decoder circuitry
|
|
|
Patent #:
|
|
Issue Dt:
|
01/09/2001
|
Application #:
|
09536072
|
Filing Dt:
|
03/24/2000
|
Title:
|
First-In, first-out integrated circuit memory device incorporating a retransmit function
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
09541413
|
Filing Dt:
|
03/31/2000
|
Publication #:
|
|
Pub Dt:
|
11/15/2001
| | | | |
Title:
|
Computer system controller having internal memory and external memory control
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/2002
|
Application #:
|
09543241
|
Filing Dt:
|
05/14/1999
|
Title:
|
MEMORY ARCHITECTURE AND SYSTEMS AND METHODS USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2003
|
Application #:
|
09546747
|
Filing Dt:
|
04/11/2000
|
Title:
|
RANDOM ACCESS MEMORY CELL HAVING DOUBLE-GATE ACCESS TRANSISTOR FOR REDUCED LEAKAGE CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2001
|
Application #:
|
09570064
|
Filing Dt:
|
05/12/2000
|
Title:
|
Self-equalized low poer precharge sense amp for high speed srams
|
|
|
Patent #:
|
|
Issue Dt:
|
09/24/2002
|
Application #:
|
09570832
|
Filing Dt:
|
05/12/2000
|
Title:
|
APPARATUS AND METHOD FOR A CACHE COHERENT SHARED MEMORY MULTIPROCESSING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/16/2002
|
Application #:
|
09571135
|
Filing Dt:
|
05/15/2000
|
Title:
|
PACKET-BASED INTEGRATED CIRCUIT DYNAMIC RANDOM ACCESS MEMORY DEVICE INCORPORATING AN ON-CHIP ROW REGISTER CACHE TO REDUCE DATA ACCESS LATENCIES
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2004
|
Application #:
|
09571454
|
Filing Dt:
|
05/16/2000
|
Title:
|
LOW-NOISE MEMORY DEVICE HAVING A HIGH SAMPLING FREQUENCY
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/2002
|
Application #:
|
09572641
|
Filing Dt:
|
05/17/2000
|
Title:
|
MEMORY SYSTEM USING FET SWITCHES TO SELECT MEMORY BANKS
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2001
|
Application #:
|
09572861
|
Filing Dt:
|
05/18/2000
|
Title:
|
Content addressable memory system with cascaded memories and self timed signals
|
|
|
Patent #:
|
|
Issue Dt:
|
10/09/2001
|
Application #:
|
09626623
|
Filing Dt:
|
07/27/2000
|
Title:
|
Enhanced bus turnaround integrated circuit dynamic random access memory device
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
09679649
|
Filing Dt:
|
10/05/2000
|
Title:
|
METHOD OF MAKING MULTI-LEVEL TYPE NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/22/2002
|
Application #:
|
09679650
|
Filing Dt:
|
10/05/2000
|
Title:
|
MULTI-LEVEL TYPE NONVOLATILE SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2001
|
Application #:
|
09679651
|
Filing Dt:
|
10/05/2000
|
Title:
|
Multi-level type nonvolatile semiconductor memory device
|
|
|
Patent #:
|
|
Issue Dt:
|
05/29/2001
|
Application #:
|
09693503
|
Filing Dt:
|
10/23/2000
|
Title:
|
Novel approach to provide high external voltage for flash memory erase
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/2004
|
Application #:
|
09696085
|
Filing Dt:
|
10/26/2000
|
Title:
|
A NON-VOLATILE SEMICONDUCTOR MEMORY HAVING SPLIT-GATE MEMORY CELLS MIRRORED IN A VIRTUAL GROUND CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/2002
|
Application #:
|
09703765
|
Filing Dt:
|
11/01/2000
|
Title:
|
STRUCTURE AND METHOD FOR HIDING DRAM CYCLE TIME BEHIND A BURST ACCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/28/2002
|
Application #:
|
09715669
|
Filing Dt:
|
11/16/2000
|
Title:
|
SEGMENTED MEMORY ARCHITECTURE AND SYSTEMS AND METHODS USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2006
|
Application #:
|
09775881
|
Filing Dt:
|
02/02/2001
|
Publication #:
|
|
Pub Dt:
|
09/27/2001
| | | | |
Title:
|
REMOVABLE MEMORY STORAGE DEVICE CARRIER HAVING A HEAT SINK
|
|
|
Patent #:
|
|
Issue Dt:
|
07/08/2003
|
Application #:
|
09788024
|
Filing Dt:
|
02/16/2001
|
Publication #:
|
|
Pub Dt:
|
01/31/2002
| | | | |
Title:
|
DISTRIBUTED SHARED MEMORY SYSTEM WITH VARIABLE GRANULARITY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/22/2003
|
Application #:
|
09832391
|
Filing Dt:
|
04/10/2001
|
Publication #:
|
|
Pub Dt:
|
10/25/2001
| | | | |
Title:
|
CONTENT ADDRESSABLE MEMORY CELLS AND SYSTEMS AND DEVICES USING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/2002
|
Application #:
|
09865926
|
Filing Dt:
|
05/24/2001
|
Publication #:
|
|
Pub Dt:
|
11/01/2001
| | | | |
Title:
|
METHOD FO FORMING A SUBMERGED SEMICONDUCTOR STRUCTURE.
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/2002
|
Application #:
|
09927717
|
Filing Dt:
|
08/10/2001
|
Title:
|
METHOD AND APPARATUS FOR ADDRESS TRANSFERS, SYSTEM SERIALIZATION, AND CENTRALIZED CACHE AND TRANSACTION CONTROL, IN A SYMETRIC MULTIPROCESSOR SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
04/15/2003
|
Application #:
|
10080399
|
Filing Dt:
|
02/21/2002
|
Publication #:
|
|
Pub Dt:
|
10/03/2002
| | | | |
Title:
|
PACKET-BASED INTEGRATED CIRCUIT DYNAMIC RANDOM ACCESS MEMORY DEVICE INCORPORATING AN ON-CHIP ROW REGISTER CACHE TO REDUCE DATA ACCESS LATENCIES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/18/2003
|
Application #:
|
10146949
|
Filing Dt:
|
05/17/2002
|
Publication #:
|
|
Pub Dt:
|
10/10/2002
| | | | |
Title:
|
MULTI-LEVEL TYPE NONVOLATILE SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10201492
|
Filing Dt:
|
07/22/2002
|
Publication #:
|
|
Pub Dt:
|
11/21/2002
| | | | |
Title:
|
COMPUTER SYSTEM CONTROLLER HAVING INTERNAL MEMORY AND EXTERNAL MEMORY CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2003
|
Application #:
|
10303726
|
Filing Dt:
|
11/26/2002
|
Publication #:
|
|
Pub Dt:
|
04/17/2003
| | | | |
Title:
|
MULTI-LEVEL TYPE NONVOLATILE SEMICONDUCTOR MEMORY DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2003
|
Application #:
|
10346330
|
Filing Dt:
|
01/16/2003
|
Publication #:
|
|
Pub Dt:
|
06/05/2003
| | | | |
Title:
|
PACKET-BASED INTEGRATED CIRCUIT DYNAMIC RANDOM ACCESS MEMORY DEVICE INCORPORATING AN ON-CHIP ROW REGISTER CACHE TO REDUCE DATA ACCESS LATENCIES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/09/2003
|
Application #:
|
10350653
|
Filing Dt:
|
01/24/2003
|
Title:
|
RANDOM ACCESS MEMORY CELL HAVING REDUCED LEAKAGE CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
10463223
|
Filing Dt:
|
06/16/2003
|
Title:
|
PIPELINE REPLAY SUPPORT FOR UNALIGNED MEMORY OPERATIONS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10616751
|
Filing Dt:
|
07/10/2003
|
Publication #:
|
|
Pub Dt:
|
01/15/2004
| | | | |
Title:
|
Stacked gate flash memory cell with reduced disturb conditions
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2005
|
Application #:
|
10675042
|
Filing Dt:
|
09/29/2003
|
Title:
|
RANDOM ACCESS MEMORY CELL HAVING REDUCED CURRENT LEAKAGE AND HAVING A PASS TRANSISTOR CONTROL GATE FORMED IN A TRENCH
|
|
|
Patent #:
|
|
Issue Dt:
|
05/10/2005
|
Application #:
|
10790578
|
Filing Dt:
|
03/01/2004
|
Publication #:
|
|
Pub Dt:
|
08/26/2004
| | | | |
Title:
|
ARRAY ARCHITECTURE AND PROCESS FLOW OF NONVOLATILE MEMORY DEVICES FOR MASS STORAGE APPLICATIONS
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
10790579
|
Filing Dt:
|
03/01/2004
|
Publication #:
|
|
Pub Dt:
|
08/26/2004
| | | | |
Title:
|
A NON-VOLATILE SEMICONDUCTOR MEMORY HAVING SPLIT-GATE MEMORY CELLS MIRRORED IN A VIRTUAL GROUND CONFIGURATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/22/2005
|
Application #:
|
10832038
|
Filing Dt:
|
04/26/2004
|
Publication #:
|
|
Pub Dt:
|
10/21/2004
| | | | |
Title:
|
SEMICONDUCTOR MEMORY DEVICE INCLUDING A DOUBLE-GATE DYNAMIC RANDOM ACCESS MEMORY CELL HAVING REDUCED CURRENT LEAKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/24/2009
|
Application #:
|
11140527
|
Filing Dt:
|
05/27/2005
|
Title:
|
METHOD OF AND APPARATUS FOR PROVIDING LOOK AHEAD COLUMN REDUNDANCY ACCESS WITHIN A MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
11351220
|
Filing Dt:
|
02/10/2006
|
Title:
|
COMPUTER SYSTEM CONTROLLER HAVING INTERNAL MEMORY AND EXTERNAL MEMORY CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
02/08/2011
|
Application #:
|
11594672
|
Filing Dt:
|
11/07/2006
|
Title:
|
PIPELINE REPLAY SUPPORT FOR UNALIGNED MEMORY OPERATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/2010
|
Application #:
|
11655744
|
Filing Dt:
|
01/18/2007
|
Title:
|
METHOD FOR FABRICATING A SEMICONDUCTOR STORAGE DEVICE HAVING AN INCREASED DIELECTRIC FILM AREA
|
|