Total properties:
180
Page
1
of
2
Pages:
1 2
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/17/1994
|
Application #:
|
07654847
|
Filing Dt:
|
02/11/1991
|
|
Title:
|
MULTIPORT MEMORY BYPASS UNDER SOFTWARE CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/1995
|
Application #:
|
08142648
|
Filing Dt:
|
10/25/1993
|
|
Title:
|
VLIW PROCESSOR WHICH USES PATH INFORMATION GENERATED BY A BRANCH CONTROL UNIT TO INHIBIT OPERATIONS WHICH ARE NOT ON A CORRECT PATH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/03/1998
|
Application #:
|
08358127
|
Filing Dt:
|
12/16/1994
|
|
Title:
|
EXCEPTION RECOVERY IN A DATA PROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/09/2002
|
Application #:
|
08366958
|
Filing Dt:
|
12/30/1994
|
|
Title:
|
MULTIPORT REGISTER FILE TO ACCOMMODATE DATA OF DIFFERING LENGTHS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/25/1997
|
Application #:
|
08425697
|
Filing Dt:
|
04/19/1995
|
|
Title:
|
VLIW PROCESSING DEVICE INCLUDING IMPROVED MEMORY FOR AVOIDING COLLISIONS WITHOUT AN EXCESSIVE NUMBER OF PORTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/16/1996
|
Application #:
|
08521867
|
Filing Dt:
|
08/31/1995
|
|
Title:
|
LOW PIN COUNT-WIDE MEMORY DEVICES AND SYSTEMS AND METHODS USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/30/1997
|
Application #:
|
08602011
|
Filing Dt:
|
02/15/1996
|
|
Title:
|
APPARATUS FOR COOLING A MEMORY STORAGE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/1998
|
Application #:
|
08609401
|
Filing Dt:
|
03/01/1996
|
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/04/1997
|
Application #:
|
08612113
|
Filing Dt:
|
03/07/1996
|
|
Title:
|
LOW PIN COUNT-WIDE MEMORY DEVICES USING NON-MULTIPLEXED ADDRESSING AND SYSTEMS AND METHODS USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/1997
|
Application #:
|
08613316
|
Filing Dt:
|
03/11/1996
|
|
Title:
|
SYSTEMS AND METHODS FOR IMPLEMENTING INTER-DEVICE CELL REPLACEMENTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08637073
|
Filing Dt:
|
04/24/1996
|
|
Title:
|
MEMORY SYSTEM WITH MULTIPLEXED INPUT-OUTPUT PORT AND MEMORY MAPPING CAPABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/1998
|
Application #:
|
08666814
|
Filing Dt:
|
06/19/1996
|
|
Title:
|
"MULTIBANK - MULTIPORT MEMORIES AND SYSTEMS AND METHODS USING THE SAME"
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/01/1998
|
Application #:
|
08666815
|
Filing Dt:
|
06/19/1996
|
|
Title:
|
DUAL PORT MEMORIES AND SYSTEMS AND METHODS USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/1999
|
Application #:
|
08715060
|
Filing Dt:
|
09/17/1996
|
|
Title:
|
WRITE CONTROL UNIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/20/1999
|
Application #:
|
08721698
|
Filing Dt:
|
09/26/1996
|
|
Title:
|
NETHOD AND APPARATUS FOR ALIASING MEMORY DATA IN AN ADVANCED MICROPROCESSOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/2003
|
Application #:
|
08726568
|
Filing Dt:
|
10/04/1996
|
|
Title:
|
CIRCUITS, SYSTEMS, AND METHODS FOR ACCOUNTING FOR DEFECTIVE CELLS IN A MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/1998
|
Application #:
|
08731790
|
Filing Dt:
|
10/18/1996
|
|
Title:
|
CACHED SYNCHRONOUS DRAM ARCHITECTURE ALLOWING CONCURRENT DRAM OPERATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/15/1999
|
Application #:
|
08779154
|
Filing Dt:
|
01/03/1997
|
|
Title:
|
SNOOP CACHE MEMORY CONTROL SYSTEM AND METHOD
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/01/2002
|
Application #:
|
08792419
|
Filing Dt:
|
02/03/1997
|
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/02/2002
|
Application #:
|
08794004
|
Filing Dt:
|
02/03/1997
|
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/06/1999
|
Application #:
|
08796085
|
Filing Dt:
|
02/05/1997
|
|
Title:
|
METHOD AND APPARATUS FOR ALLOCATION AND MANAGEMENT OF SHARED MEMORY WITH DATA IN MEMORY STORED AS MULTIPLE LINKED LISTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/1998
|
Application #:
|
08800374
|
Filing Dt:
|
02/14/1997
|
|
Title:
|
METHOD OF RECOGNIZING HAND-WRITTEN CHARACTERS AND AN APPARATUS FOR RECOGNIZING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/1999
|
Application #:
|
08802354
|
Filing Dt:
|
02/21/1997
|
|
Title:
|
ELEMENT-TO-ELEMENT INTERCONNECTION IN SEMICONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/14/1998
|
Application #:
|
08802946
|
Filing Dt:
|
02/21/1997
|
|
Title:
|
NONVOLATILE SEMICONDUCTOR MEMORY DEVICE HAVING STACKED-GATE TYPE TRANSISTOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/1999
|
Application #:
|
08810003
|
Filing Dt:
|
03/03/1997
|
|
Title:
|
VLIW PROCESSOR WITH LESS INSTRUCTION ISSUE SLOTS THAN FUNCTIONAL UNITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/31/1999
|
Application #:
|
08824028
|
Filing Dt:
|
03/24/1997
|
|
Title:
|
MEMORY EFFICIENT CHANNEL DECODING CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
08827856
|
Filing Dt:
|
04/11/1997
|
|
Title:
|
SPLIT SENSE AMPLIFIER AND STAGING BUFFER FOR WIDE MEMORY ARCHITECTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/1999
|
Application #:
|
08833599
|
Filing Dt:
|
04/07/1997
|
|
Title:
|
FLASH MEMORY PROTECTION ATTRIBUTE STATUS BITS HELD IN A FLASH MEMORY ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/05/1998
|
Application #:
|
08834775
|
Filing Dt:
|
04/03/1997
|
|
Title:
|
MEMORY DEVICE WITH ON-CHIP MANUFACTURING AND MEMORY CELL DEFECT DETECTION CAPABILITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/04/1999
|
Application #:
|
08840118
|
Filing Dt:
|
04/01/1997
|
|
Title:
|
FIRST-IN, FIRST-OUT INTEGRATED CIRCUIT MEMORY DEVICE UTILIZING A DYNAMIC RANDOM ACCESS MEMORY ARRAY FOR DATA STORAGE IMPLEMENTED IN CONJUCTION WITH AN ASSOCIATED STATIC RANDOM ACCESS MEMORY CACHE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
08841583
|
Filing Dt:
|
04/30/1997
|
|
Title:
|
NON-VOLATILE SEMICONDUCTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
08850802
|
Filing Dt:
|
05/02/1997
|
|
Title:
|
ENHANCED SIGNAL PROCESSING RANDOM ACCESS MEMORY DEVICE UTILIZING A DRAM MEMORY ARRAY INTEGRATED WITH AN ASSOCIATED SRAM CACHE AND INTERNAL REFRESH CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/2003
|
Application #:
|
08864506
|
Filing Dt:
|
05/28/1997
|
|
Title:
|
METHOD AND APPARATUS FOR TRANSFERRING DATA IN A DUAL PORT MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/1999
|
Application #:
|
08871621
|
Filing Dt:
|
06/09/1997
|
|
Title:
|
MEMORY STORAGE DEVICE HOUSING AND COOLING DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/10/1998
|
Application #:
|
08884251
|
Filing Dt:
|
06/27/1997
|
|
Title:
|
NODE-PRECISE VOLTAGE REGULATION FOR A MOS MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/02/2000
|
Application #:
|
08886237
|
Filing Dt:
|
07/01/1997
|
|
Title:
|
COMPUTER SYSTEM HAVING A COMMON DISPLAY MEMORY AND MAIN MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
08886952
|
Filing Dt:
|
07/02/1997
|
|
Title:
|
DRAM WITH INTEGRAL SRAM AND ARITHMETIC-LOGIC UNITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/05/1999
|
Application #:
|
08911737
|
Filing Dt:
|
08/15/1997
|
|
Title:
|
LOW LATENCY DRAM CELL AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/08/2001
|
Application #:
|
08919227
|
Filing Dt:
|
08/28/1997
|
|
Title:
|
CONTENT ADDRESSABLE MEMORY SYSTEM WITH CASCADED MEMORIES
AND SELF TIMED SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/19/2000
|
Application #:
|
08923633
|
Filing Dt:
|
09/04/1997
|
|
Title:
|
CONTENT ADDRESSABLE MEMORY SYSTEM WITH SELF-TIMED SIGNALS AND CASCADED MEMORIES FOR PROPAGATING HIT SIGNALS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/12/1999
|
Application #:
|
08923823
|
Filing Dt:
|
09/04/1997
|
|
Title:
|
CONTENT ADDRESSABLE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/1999
|
Application #:
|
08923824
|
Filing Dt:
|
09/04/1997
|
|
Title:
|
CONTENT ADDRESSABLE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
08926576
|
Filing Dt:
|
09/04/1997
|
|
Title:
|
SERIAL FLASH MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2000
|
Application #:
|
08926666
|
Filing Dt:
|
09/09/1997
|
|
Title:
|
COMPUTER SYSTEM CONTROLLER HAVING INTERNAL MEMORY AND EXTERNAL MEMORY CONTROL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/06/2001
|
Application #:
|
08926874
|
Filing Dt:
|
09/10/1997
|
|
Title:
|
CONVECTIVELY COOLED MEMORY STORAGE DEVICE HOUSING
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
08944824
|
Filing Dt:
|
10/06/1997
|
|
Title:
|
MEMORY MANAGEMENT APPARTUS THAT REPLACES DEFECTIVE STORAGE LOCATIONS WITH FUNCTIONAL STORAGE LOCATIONS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/22/1998
|
Application #:
|
08946827
|
Filing Dt:
|
10/08/1997
|
|
Title:
|
POLYLOAD SRAM MEMORY CELL WITH LOW STANBY CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2001
|
Application #:
|
08955045
|
Filing Dt:
|
10/21/1997
|
|
Title:
|
NON-VOLATILE AND MEMEORY FABRICATED USING A DYNAMIC MEMORY PROCESS AND METHOD THEREFOR
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/25/2000
|
Application #:
|
08957242
|
Filing Dt:
|
10/24/1997
|
|
Title:
|
SINGLE CHIP CONTROLLER- MEMORY DEVICE INCLUDING FEATURE- SELECTABLE BANK I/O AND ARCHITECTURE AND METHODS SUITABLE FOR IMPLEMENTING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/18/1999
|
Application #:
|
08958402
|
Filing Dt:
|
10/29/1997
|
|
Title:
|
CONTENT ADRESSABLE MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/20/1998
|
Application #:
|
08959892
|
Filing Dt:
|
10/29/1997
|
|
Title:
|
FOLDED READ-ONLY MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
08961963
|
Filing Dt:
|
10/31/1997
|
|
Title:
|
PREFETCH MANAGEMENT IN CACHE MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2000
|
Application #:
|
08961965
|
Filing Dt:
|
10/31/1997
|
|
Title:
|
COMPUTER SYSTEM CACHE MEMORY AND PROCESS FOR CACHE ENRY REPLACEMENT WITH SELECTIVE LOCKING OF ELEMENTS IN DIFFERENT WAYS AND GROUPS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/04/2000
|
Application #:
|
08964903
|
Filing Dt:
|
11/05/1997
|
|
Title:
|
HIGH SPEED TRANSLATION LOOKASIDE BUFFER EMPLOYING CONTENT ADDRESS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/27/2000
|
Application #:
|
08965766
|
Filing Dt:
|
11/07/1997
|
|
Title:
|
APPARATUS FOR MAPPING MEMORY PCMCIA CARDS INTO I/O WINDOW ADDRESS SPACE TO SELECT AN INTERNAL REGISTER AND PERFORM READ AND WRITE OPERATIONS USING AN INDEX MECHANISM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
08968555
|
Filing Dt:
|
11/12/1997
|
|
Title:
|
METHOD AND SYSTEM FOR LATCHING AN ADDRESS FOR ACCESSING SYNCHRONOUS RANDOM ACCESS MEMORY USING A SINGLE ADDRESS STATUS SIGNAL CONTROL LINE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/1999
|
Application #:
|
08969567
|
Filing Dt:
|
11/13/1997
|
|
Title:
|
BI-LAYER PROGRAMMABLE RESISTOR MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/28/1999
|
Application #:
|
08975490
|
Filing Dt:
|
11/21/1997
|
|
Title:
|
FLASH EEPROM DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
08976296
|
Filing Dt:
|
11/21/1997
|
|
Title:
|
SEMICONDUCTOR MEMORY DEVICE CAPABLE OF PAGE MODE OR SERIAL ACCESS MODE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
08977194
|
Filing Dt:
|
11/24/1997
|
|
Title:
|
FLASH MEMORY HAVING LOW THRESHOLD VOLTAGE DISTRIBUTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/03/1999
|
Application #:
|
08984170
|
Filing Dt:
|
12/03/1997
|
|
Title:
|
Z-BUFFER FOR ROW ADDRESSABLE GRAPHICS MEMORY WITH FLASH FILL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/23/1999
|
Application #:
|
08985943
|
Filing Dt:
|
12/05/1997
|
|
Title:
|
METHODS AND CIRCUITS FOR SNGLE-MEMORY CELL MULTIVALUE DATA STORAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
08986430
|
Filing Dt:
|
12/07/1997
|
|
Title:
|
APPARATUS AND METHOD FOR A CACHE COHERENT SHARED MEMORY MULTIPROCESSING SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/17/1999
|
Application #:
|
08992416
|
Filing Dt:
|
12/17/1997
|
|
Title:
|
MEMORY ARCHITECTURE AND SYSTEMS AND METHODS USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/29/1998
|
Application #:
|
08995272
|
Filing Dt:
|
12/19/1997
|
|
Title:
|
SERIAL ACCESS SYSTEM SEMICONDUCTOR STORAGE DEVICE CAPABLE OF REDUCING ACCESS TIME AND CONSUMPTION CURRENT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/05/2000
|
Application #:
|
08996697
|
Filing Dt:
|
12/23/1997
|
|
Title:
|
METHOD OF FABRICATING A DYNAMIC RANDOM ACCESS MEMORY DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/1999
|
Application #:
|
08998312
|
Filing Dt:
|
12/24/1997
|
|
Title:
|
SPLIT-GATE FLASH MEMORY CELL STRUCTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/16/1999
|
Application #:
|
08998331
|
Filing Dt:
|
12/24/1997
|
|
Title:
|
METHOD OF MANUFACTURING A SPLIT-GATE FLASH MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
08998418
|
Filing Dt:
|
12/24/1997
|
|
Title:
|
LOW VOLTAGE, LOW CURRENT HOT-HOLE INJECTION ERASE AND HOT-ELECTRON PROGRAMMABLE FLASH MEMORY WITH ENHANCED ENDURANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/26/1999
|
Application #:
|
09006772
|
Filing Dt:
|
01/14/1998
|
|
Title:
|
MEMORY HAVING SELECTABLE OUTPUT STRENGTH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2000
|
Application #:
|
09008863
|
Filing Dt:
|
01/20/1998
|
|
Title:
|
METHOD OF FABRICATING A CAPACITOR OF A DYNAMIC RANDOM ACCESS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
09015136
|
Filing Dt:
|
01/29/1998
|
|
Title:
|
NON-VOLATILE MEMORY DEVICE USING AFM AND METHOD FOR OPERATING THE DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
09016559
|
Filing Dt:
|
01/30/1998
|
|
Title:
|
LOW LATENCY MEMORIES AND SYSTEMS USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/1999
|
Application #:
|
09021681
|
Filing Dt:
|
02/10/1998
|
|
Title:
|
WRITE CONTROL METHOD FOR MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/30/1999
|
Application #:
|
09045259
|
Filing Dt:
|
03/20/1998
|
|
Title:
|
ELECTRICALLY-PROGRAMMABLE READ-ONLY MEMORY FABRICATED USING A DYNAMIC RANDOM ACCESS MEMORY FABRICATION PROCESS AND METHODS FOR PROGRAMMING SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
09045757
|
Filing Dt:
|
03/19/1998
|
|
Title:
|
CIRCUITRY AND METHODS FOR DYNAMICALLY SENSING OF DATA IN A STATIC RANDOM ACCESS MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/1999
|
Application #:
|
09052518
|
Filing Dt:
|
03/31/1998
|
|
Title:
|
MULTIPLE-BIT RANDOM-ACCESS MEMORY ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/11/2001
|
Application #:
|
09059590
|
Filing Dt:
|
04/14/1998
|
|
Title:
|
A COMPOSITE GATE STRUCTURE MEMORY CELL HAVING INCREASED CAPACITANCE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09072879
|
Filing Dt:
|
05/05/1998
|
|
Title:
|
DOUBLE GATE DRAM MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/05/1999
|
Application #:
|
09080813
|
Filing Dt:
|
05/18/1998
|
|
Title:
|
DYNAMIC RANDOM ACESS MEMORY SYSTEM WITH SIMULTANEOUS ACCESS AND REFRESH OPERATIONS AND METHODS FOR USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2001
|
Application #:
|
09084925
|
Filing Dt:
|
05/28/1998
|
|
Title:
|
TEST METHOD OF CACHE MEMORY OF MULTIPROCESSOR SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2000
|
Application #:
|
09090038
|
Filing Dt:
|
06/10/1998
|
|
Title:
|
VLIW PROCESSOR WITH WRITE CONTROL UNIT FOR ALLOWING LESS WRITE BUSES THAN FUNCTIONAL UNITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/27/2001
|
Application #:
|
09094592
|
Filing Dt:
|
06/15/1998
|
|
Title:
|
DIELECTRIC DEVICE, DIELECTRIC MEMORY AND METHOD OF FABRICATING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/31/2001
|
Application #:
|
09101332
|
Filing Dt:
|
07/07/1998
|
|
Title:
|
A SYSTEM AND A METHOD FOR PROCESSING INFORMATION ABOUT LOCATIONS OF DEFECTIVE MEMORY CELLS AND A MEMORY TEST APPARATUS WITH DEFECT, COMPRESSION MEANS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/1999
|
Application #:
|
09105892
|
Filing Dt:
|
06/26/1998
|
|
Title:
|
APPARATUS AND METHOD FOR IMPROVING COMPUTER MEMORY SPEED AND CAPACITY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2000
|
Application #:
|
09107418
|
Filing Dt:
|
06/30/1998
|
|
Title:
|
HIGH-PERFORMANCE LRU MEMORY CAPABLE OF SUPPORTING MULTIPLE PORTS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2000
|
Application #:
|
09111822
|
Filing Dt:
|
07/08/1998
|
|
Title:
|
MULTI-ARRAY MEMORY DEVICE, AND ASSOCIATED METHOD, HAVING SHARED DECODER CIRCUITRY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/1999
|
Application #:
|
09126285
|
Filing Dt:
|
07/30/1998
|
|
Title:
|
METHOD OF FORMING ELECTROSTATIC DISCHARGE PROTECTION STRUCTURE OF DYNAMIC RANDOM ACCESS MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/21/1999
|
Application #:
|
09130136
|
Filing Dt:
|
08/06/1998
|
|
Title:
|
METHODS AND CIRCUITS FOR SINGLE-MEMORY DYNAMIC CELL MULTIVALUE DATA STORAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/24/2002
|
Application #:
|
09140087
|
Filing Dt:
|
08/26/1998
|
|
Title:
|
DESIGN INFORMATION MEMORY FOR CONFIGURABLE INTEGRATED CIRCUITS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2001
|
Application #:
|
09141490
|
Filing Dt:
|
08/28/1998
|
|
Title:
|
DUAL PORT RANDOM ACCESS MEMORIES AND SYSTEMS USING THE SAME
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
04/25/2000
|
Application #:
|
09146726
|
Filing Dt:
|
09/03/1998
|
|
Title:
|
DYNAMIC RANDOM ACCESS MEMORY WORD LINE BOOST TECHNIQUE EMPLOYING A BOOST-ON-WRITES POLICY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/1999
|
Application #:
|
09159793
|
Filing Dt:
|
09/24/1998
|
|
Title:
|
BIAS CONDITION AND X-DECODER CIRCUIT OF FLASH MEMORY ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/17/2001
|
Application #:
|
09161810
|
Filing Dt:
|
09/28/1998
|
|
Title:
|
METHOD FOR ACCCOMPLISHING LOWERED GRANULARITY OF A DISTRIBUTED SHARED MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2001
|
Application #:
|
09163294
|
Filing Dt:
|
09/29/1998
|
|
Title:
|
METHOD AND APPARATUS FOR ADDRESS TRANSFERS, SYSTEM SERIALIZATION, AND CENTRALIZED CACHE AND TRANSACTION CONTROL, IN A SYMETRIC MULTIPROCESSOR SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/19/2001
|
Application #:
|
09178298
|
Filing Dt:
|
10/23/1998
|
|
Title:
|
MULTI-BANK ESDRAM WITH CROSS -COUPLED SRAM CACHE REGISTERS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2000
|
Application #:
|
09181530
|
Filing Dt:
|
10/28/1998
|
|
Title:
|
METHOD FOR FABRICATING AN EMBEDDED DYNAMIC RANDOM ACCESS MEMORY USING SELF-ALIGNED SILICIDE TECHNOLOGY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2000
|
Application #:
|
09186748
|
Filing Dt:
|
11/05/1998
|
|
Title:
|
FLASH MEMORY STRUCTURE AND METHOD OF MANUFACTURE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/1999
|
Application #:
|
09189109
|
Filing Dt:
|
11/09/1998
|
|
Title:
|
NODE-PRECISE VOLTAGE REGULATION FOR A MOS MEMORY SYSTEM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/1999
|
Application #:
|
09198900
|
Filing Dt:
|
11/23/1998
|
|
Title:
|
POWER SOURCE DESIGN FOR EMBEDDED MEMORY
|
|
