|
|
Patent #:
|
|
Issue Dt:
|
08/31/2004
|
Application #:
|
10301375
|
Filing Dt:
|
11/20/2002
|
Title:
|
DYNAMICALLY CONTROLLED AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
08/24/2004
|
Application #:
|
10301465
|
Filing Dt:
|
11/21/2002
|
Publication #:
|
|
Pub Dt:
|
05/29/2003
| | | | |
Title:
|
ACTIVE VOLTAGE LEVEL BUS SWITCH (OR PASS GATE) TRANSLATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2005
|
Application #:
|
10315517
|
Filing Dt:
|
12/10/2002
|
Publication #:
|
|
Pub Dt:
|
06/10/2004
| | | | |
Title:
|
INTEGRATED CIRCUIT STRUCTURE WITH IMPROVED LDMOS DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
06/14/2005
|
Application #:
|
10315719
|
Filing Dt:
|
12/10/2002
|
Publication #:
|
|
Pub Dt:
|
07/31/2003
| | | | |
Title:
|
METHOD OF ISOLATING THE CURRENT SENSE ON POWER DEVICES WHILE MAINTAINING A CONTINUOUS STRIPE CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/19/2004
|
Application #:
|
10330741
|
Filing Dt:
|
12/26/2002
|
Publication #:
|
|
Pub Dt:
|
07/01/2004
| | | | |
Title:
|
MULTICHIP MODULE INCLUDING SUBSTRATE WITH AN ARRAY OF INTERCONNECT STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/14/2004
|
Application #:
|
10346682
|
Filing Dt:
|
01/17/2003
|
Publication #:
|
|
Pub Dt:
|
07/24/2003
| | | | |
Title:
|
SEMICONDUCTOR DIE PACKAGE WITH SEMICONDUCTOR DIE HAVING SIDE ELECTRICAL CONNECTION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/07/2004
|
Application #:
|
10347254
|
Filing Dt:
|
01/17/2003
|
Publication #:
|
|
Pub Dt:
|
07/10/2003
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR AND METHOD OF ITS MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
10355317
|
Filing Dt:
|
01/31/2003
|
Publication #:
|
|
Pub Dt:
|
08/05/2004
| | | | |
Title:
|
HIGH VALUE SPLIT POLY P-RESISTOR WITH LOW STANDARD DEVIATION
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
10368253
|
Filing Dt:
|
02/18/2003
|
Title:
|
METHOD AND STRUCTURE FOR BICMOS ISOLATED NMOS TRANSISTOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2005
|
Application #:
|
10370047
|
Filing Dt:
|
02/18/2003
|
Publication #:
|
|
Pub Dt:
|
02/05/2004
| | | | |
Title:
|
SOFT START TECHNIQUES FOR CONTROL LOOPS THAT REGULATE DC/DC CONVERTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/18/2007
|
Application #:
|
10386211
|
Filing Dt:
|
03/10/2003
|
Publication #:
|
|
Pub Dt:
|
09/16/2004
| | | | |
Title:
|
DUAL METAL STUD BUMPING FOR FLIP CHIP APPLICATIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/06/2005
|
Application #:
|
10395460
|
Filing Dt:
|
03/24/2003
|
Title:
|
QUASI SELF-ALIGNED SINGLE POLYSILICON BIPOLAR ACTIVE DEVICE WITH INTENTIONAL EMITTER WINDOW UNDERCUT
|
|
|
Patent #:
|
|
Issue Dt:
|
03/28/2006
|
Application #:
|
10395499
|
Filing Dt:
|
03/24/2003
|
Title:
|
SINGLE POLISILICON EMITTER BIPOLAR JUNCTION TRANSISTOR PROCESSING TECHNIQUE USING CUMULATIVE PHOTO RESIST APPLICATION AND PATTERNING
|
|
|
Patent #:
|
|
Issue Dt:
|
01/29/2008
|
Application #:
|
10397436
|
Filing Dt:
|
03/25/2003
|
Publication #:
|
|
Pub Dt:
|
11/20/2003
| | | | |
Title:
|
PACKAGING SYSTEM FOR SEMICONDUCTOR DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2004
|
Application #:
|
10406334
|
Filing Dt:
|
04/03/2003
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
SWITCHABLE AMPLIFIER CIRCUIT HAVING REDUCED SHUTDOWN CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2004
|
Application #:
|
10408471
|
Filing Dt:
|
04/07/2003
|
Publication #:
|
|
Pub Dt:
|
10/07/2004
| | | | |
Title:
|
POWER CIRCUITRY WITH A THERMIONIC COOLING SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
03/15/2005
|
Application #:
|
10411688
|
Filing Dt:
|
04/11/2003
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
Title:
|
LEAD FRAME STRUCTURE WITH APERTURE OR GROOVE FOR FLIP CHIP IN A LEADED MOLDED PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/21/2004
|
Application #:
|
10412448
|
Filing Dt:
|
04/11/2003
|
Publication #:
|
|
Pub Dt:
|
10/16/2003
| | | | |
Title:
|
PLL FOR CLOCK RECOVERY WITH INITIALIZATION SEQUENCE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/17/2006
|
Application #:
|
10413668
|
Filing Dt:
|
04/14/2003
|
Publication #:
|
|
Pub Dt:
|
10/16/2003
| | | | |
Title:
|
ROBUST LEADED MOLDED PACKAGES AND METHODS FOR FORMING THE SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
12/28/2004
|
Application #:
|
10413796
|
Filing Dt:
|
04/14/2003
|
Publication #:
|
|
Pub Dt:
|
10/23/2003
| | | | |
Title:
|
STRUCTURE OF INTEGRATED TRACE OF CHIP PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/29/2005
|
Application #:
|
10438349
|
Filing Dt:
|
05/14/2003
|
Publication #:
|
|
Pub Dt:
|
11/18/2004
| | | | |
Title:
|
ESD PROTECTION FOR SEMICONDUCTOR PRODUCTS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/12/2005
|
Application #:
|
10442670
|
Filing Dt:
|
05/20/2003
|
Publication #:
|
|
Pub Dt:
|
11/25/2004
| | | | |
Title:
|
STRUCTURE AND METHOD FOR FORMING A TRENCH MOSFET HAVING SELF-ALIGNED FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/23/2005
|
Application #:
|
10447629
|
Filing Dt:
|
05/28/2003
|
Publication #:
|
|
Pub Dt:
|
12/02/2004
| | | | |
Title:
|
COMMON MODE BIAS CONTROL LOOP FOR OUTPUT STAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
08/10/2004
|
Application #:
|
10602798
|
Filing Dt:
|
06/24/2003
|
Title:
|
BUS HOLD CIRCUIT WITH POWER-DOWN AND OVER-VOLTAGE TOLERANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/27/2005
|
Application #:
|
10607633
|
Filing Dt:
|
06/27/2003
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
Title:
|
FLIP CHIP IN LEADED MOLDED PACKAGE AND METHOD OF MANUFACTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
10618067
|
Filing Dt:
|
07/11/2003
|
Publication #:
|
|
Pub Dt:
|
06/03/2004
| | | | |
Title:
|
DENSE TRENCH MOSFET WITH DECREASED ETCH SENSITIVITY TO DEPOSITION AND ETCH PROCESSING
|
|
|
Patent #:
|
|
Issue Dt:
|
03/31/2009
|
Application #:
|
10630249
|
Filing Dt:
|
07/30/2003
|
Publication #:
|
|
Pub Dt:
|
07/29/2004
| | | | |
Title:
|
FIELD EFFECT TRANSISTOR AND METHOD OF ITS MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2005
|
Application #:
|
10640742
|
Filing Dt:
|
08/14/2003
|
Publication #:
|
|
Pub Dt:
|
06/17/2004
| | | | |
Title:
|
METHOD AND APPARATUS FOR IMPROVED MOS GATING TO REDUCE MILLER CAPACITANCE AND SWITCHING LOSSES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/08/2005
|
Application #:
|
10665166
|
Filing Dt:
|
09/18/2003
|
Publication #:
|
|
Pub Dt:
|
03/25/2004
| | | | |
Title:
|
RFID TAG WIDE BANDWIDTH LOGARITHMIC SPIRAL ANTENNA METHOD AND SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2005
|
Application #:
|
10678010
|
Filing Dt:
|
10/02/2003
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
Title:
|
METHOD FOR MAINTAINING SOLDER THICKNESS IN FLIPCHIP ATTACH PACKAGING PROCESSES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/19/2005
|
Application #:
|
10678678
|
Filing Dt:
|
10/03/2003
|
Title:
|
CHARGE PUMPING SYSTEM AND METHOD
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
10682107
|
Filing Dt:
|
10/09/2003
|
Publication #:
|
|
Pub Dt:
|
07/22/2004
| | | | |
Title:
|
SEMICONDUCTOR DEVICES CONTAINING ON-CHIP CURRENT SENSOR AND METHODS FOR MAKING SUCH DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/12/2007
|
Application #:
|
10682323
|
Filing Dt:
|
10/09/2003
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
VOLTAGE DIVIDER FIELD PLATE TERMINATION WITH UNEQUAL FIXED BIASING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/02/2004
|
Application #:
|
10685371
|
Filing Dt:
|
10/14/2003
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
CURRENT INTEGRATING SENSE AMPLIFIER FOR MEMORY MODULES IN RFID
|
|
|
Patent #:
|
|
Issue Dt:
|
03/22/2005
|
Application #:
|
10686859
|
Filing Dt:
|
10/16/2003
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
METHOD OF AND APPARATUS FOR DRIVING A DUAL GATED MOSFET
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2006
|
Application #:
|
10691734
|
Filing Dt:
|
10/22/2003
|
Publication #:
|
|
Pub Dt:
|
07/15/2004
| | | | |
Title:
|
ZERO-VOLTAGE-SWITCHING SINGLE-SWITCHED RESONANT DC LINK WITH MINIMIZED CONDUCTION LOSS
|
|
|
Patent #:
|
|
Issue Dt:
|
12/26/2006
|
Application #:
|
10702792
|
Filing Dt:
|
11/05/2003
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
FLIP CHIP IN LEADED MOLDED PACKAGE AND METHOD OF MANUFACTURE THEREOF
|
|
|
Patent #:
|
|
Issue Dt:
|
12/13/2005
|
Application #:
|
10718443
|
Filing Dt:
|
11/19/2003
|
Title:
|
BAND-GAP REFERENCE CIRCUIT WITH HIGH POWER SUPPLY RIPPLE REJECTION RATIO
|
|
|
Patent #:
|
|
Issue Dt:
|
06/06/2006
|
Application #:
|
10719505
|
Filing Dt:
|
11/21/2003
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
POWER CONVERTER HAVING IMPROVED CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2005
|
Application #:
|
10720568
|
Filing Dt:
|
11/24/2003
|
Publication #:
|
|
Pub Dt:
|
05/26/2005
| | | | |
Title:
|
FAILSAFE FOR DIFFERENTIAL CIRCUIT BASED ON CURRENT SENSE SCHEME
|
|
|
Patent #:
|
|
Issue Dt:
|
03/03/2009
|
Application #:
|
10725699
|
Filing Dt:
|
12/01/2003
|
Publication #:
|
|
Pub Dt:
|
06/02/2005
| | | | |
Title:
|
DIGITAL CONTROL OF SWITCHING VOLTAGE REGULATORS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/07/2006
|
Application #:
|
10726723
|
Filing Dt:
|
12/03/2003
|
Publication #:
|
|
Pub Dt:
|
06/09/2005
| | | | |
Title:
|
DIGITAL LOOP FOR REGULATING DC/DC CONVERTER WITH SEGMENTED SWITCHING
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2006
|
Application #:
|
10729626
|
Filing Dt:
|
12/05/2003
|
Publication #:
|
|
Pub Dt:
|
10/28/2004
| | | | |
Title:
|
INTEGRATED FUEL CELL POWER CONDITIONING WITH ADDED FUNCTIONAL CONTROL
|
|
|
Patent #:
|
|
Issue Dt:
|
10/03/2006
|
Application #:
|
10729729
|
Filing Dt:
|
12/05/2003
|
Publication #:
|
|
Pub Dt:
|
04/29/2004
| | | | |
Title:
|
SYSTEM AND METHOD FOR DRIVING LEDS
|
|
|
Patent #:
|
|
Issue Dt:
|
11/16/2004
|
Application #:
|
10741464
|
Filing Dt:
|
12/18/2003
|
Publication #:
|
|
Pub Dt:
|
07/08/2004
| | | | |
Title:
|
METHOD OF FORMING A FIELD EFFECT TRANSISTOR HAVING A LATERAL DEPLETION STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/11/2005
|
Application #:
|
10754095
|
Filing Dt:
|
12/29/2003
|
Publication #:
|
|
Pub Dt:
|
08/26/2004
| | | | |
Title:
|
UNMOLDED PACKAGE FOR A SEMICONDUCTOR DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
10758520
|
Filing Dt:
|
01/15/2004
|
Publication #:
|
|
Pub Dt:
|
07/21/2005
| | | | |
Title:
|
FULL DIGITAL DIMMING BALLAST FOR A FLUORESCENT LAMP
|
|
|
Patent #:
|
|
Issue Dt:
|
10/18/2005
|
Application #:
|
10774581
|
Filing Dt:
|
02/09/2004
|
Title:
|
LOW DROPOUT REGULATOR USING GATE MODULATED DIODE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10779891
|
Filing Dt:
|
02/17/2004
|
Publication #:
|
|
Pub Dt:
|
08/26/2004
| | | | |
Title:
|
CIRCUIT TO LINEARIZE GAIN OF A VOLTAGE CONTROLLED OSCILLATOR OVER WIDE FREQUENCY RANGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/06/2005
|
Application #:
|
10780493
|
Filing Dt:
|
02/17/2004
|
Publication #:
|
|
Pub Dt:
|
08/19/2004
| | | | |
Title:
|
CIRCUITRY TO REDUCE PLL LOCK ACQUISITION TIME
|
|
|
Patent #:
|
|
Issue Dt:
|
06/10/2008
|
Application #:
|
10793960
|
Filing Dt:
|
03/04/2004
|
Publication #:
|
|
Pub Dt:
|
12/23/2004
| | | | |
Title:
|
NO LOAD TO HIGH LOAD RECOVERY TIME IN ULTRAPORTABLE DC-DC CONVERTERS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/20/2005
|
Application #:
|
10795723
|
Filing Dt:
|
03/05/2004
|
Publication #:
|
|
Pub Dt:
|
09/02/2004
| | | | |
Title:
|
LOW VOLTAGE HIGH DENSITY TRENCH-GATED POWER DEVICE WITH UNIFORMLY DOPED CHANNEL AND ITS EDGE TERMINATION TECHNIQUE
|
|
|
Patent #:
|
|
Issue Dt:
|
04/04/2006
|
Application #:
|
10799895
|
Filing Dt:
|
03/11/2004
|
Publication #:
|
|
Pub Dt:
|
11/25/2004
| | | | |
Title:
|
CARRIER WITH METAL BUMPS FOR SEMICONDUCTOR DIE PACKAGES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/03/2007
|
Application #:
|
10803303
|
Filing Dt:
|
03/18/2004
|
Publication #:
|
|
Pub Dt:
|
09/22/2005
| | | | |
Title:
|
RESONANT LOSSLESS CIRCUIT FOR PROVIDING A LOW OPERATING VOLTAGE IN POWER CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
10817195
|
Filing Dt:
|
04/02/2004
|
Publication #:
|
|
Pub Dt:
|
10/06/2005
| | | | |
Title:
|
SURFACE MOUNT MULTI-CHANNEL OPTOCOUPLER
|
|
|
Patent #:
|
|
Issue Dt:
|
06/13/2006
|
Application #:
|
10821796
|
Filing Dt:
|
04/09/2004
|
Publication #:
|
|
Pub Dt:
|
12/23/2004
| | | | |
Title:
|
SCHOTTKY DIODE USING CHARGE BALANCE STRUCTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
06/20/2006
|
Application #:
|
10824747
|
Filing Dt:
|
04/15/2004
|
Publication #:
|
|
Pub Dt:
|
10/20/2005
| | | | |
Title:
|
SENDING AND/OR RECEIVING SERIAL DATA WITH BIT TIMING AND PARALLEL DATA CONVERSION
|
|
|
Patent #:
|
|
Issue Dt:
|
04/26/2005
|
Application #:
|
10827013
|
Filing Dt:
|
04/19/2004
|
Title:
|
VOLTAGE DETECTOR CIRCUIT WITH A PROGRAMMABLE THRESHOLD POINT
|
|
|
Patent #:
|
|
Issue Dt:
|
04/18/2006
|
Application #:
|
10834752
|
Filing Dt:
|
04/28/2004
|
Publication #:
|
|
Pub Dt:
|
10/14/2004
| | | | |
Title:
|
FLIP CHIP IN LEADED MOLDED PACKAGE WITH TWO DIES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/21/2008
|
Application #:
|
10841656
|
Filing Dt:
|
05/06/2004
|
Publication #:
|
|
Pub Dt:
|
10/21/2004
| | | | |
Title:
|
SUBSTRATE BASED UNMOLDED PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/26/2006
|
Application #:
|
10844167
|
Filing Dt:
|
05/12/2004
|
Title:
|
CONTROL CIRCUIT WITH TRACKING TURN ON/OFF DELAY FOR A SINGLE-ENDED FORWARD CONVERTER WITH SYNCHRONOUS RECTIFICATION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/28/2006
|
Application #:
|
10846205
|
Filing Dt:
|
05/14/2004
|
Title:
|
CURRENT SHARING USING GATE MODULATED DIODES
|
|
|
Patent #:
|
|
Issue Dt:
|
07/10/2007
|
Application #:
|
10847955
|
Filing Dt:
|
05/18/2004
|
Publication #:
|
|
Pub Dt:
|
11/24/2005
| | | | |
Title:
|
PACKAGED INTEGRATED CIRCUIT WITH MLP LEADFRAME AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
11/07/2006
|
Application #:
|
10851764
|
Filing Dt:
|
05/21/2004
|
Publication #:
|
|
Pub Dt:
|
11/24/2005
| | | | |
Title:
|
SEMICONDUCTOR DEVICE HAVING A SPACER LAYER DOPED WITH SLOWER DIFFUSING ATOMS THAN SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
03/10/2009
|
Application #:
|
10876248
|
Filing Dt:
|
06/24/2004
|
Publication #:
|
|
Pub Dt:
|
12/29/2005
| | | | |
Title:
|
INTEGRATED TRANSISTOR MODULE AND METHOD OF FABRICATING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/04/2006
|
Application #:
|
10888769
|
Filing Dt:
|
07/08/2004
|
Publication #:
|
|
Pub Dt:
|
01/06/2005
| | | | |
Title:
|
METHOD FOR FORMING SEMICONDUCTOR DEVICE INCLUDING STACKED DIES
|
|
|
Patent #:
|
|
Issue Dt:
|
10/24/2006
|
Application #:
|
10893519
|
Filing Dt:
|
07/15/2004
|
Publication #:
|
|
Pub Dt:
|
01/19/2006
| | | | |
Title:
|
ASYMMETRIC HETERO-DOPED HIGH-VOLTAGE MOSFET (AH2MOS)
|
|
|
Patent #:
|
|
Issue Dt:
|
04/03/2007
|
Application #:
|
10893764
|
Filing Dt:
|
07/15/2004
|
Publication #:
|
|
Pub Dt:
|
02/02/2006
| | | | |
Title:
|
SCHOTTKY DIODE STRUCTURE TO REDUCE CAPACITANCE AND SWITCHING LOSSES AND METHOD OF MAKING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
09/12/2006
|
Application #:
|
10895568
|
Filing Dt:
|
07/21/2004
|
Publication #:
|
|
Pub Dt:
|
01/26/2006
| | | | |
Title:
|
HIGH VOLTAGE INTEGRATED CIRCUIT DRIVER WITH A HIGH VOLTAGE PMOS BOOTSTRAP DIODE EMULATOR
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
10920882
|
Filing Dt:
|
08/18/2004
|
Publication #:
|
|
Pub Dt:
|
02/23/2006
| | | | |
Title:
|
CIRCUIT AND METHOD FOR LOWERING INSERTION LOSS AND INCREASING BANDWIDTH IN MOSFET SWITCHES
|
|
|
Patent #:
|
|
Issue Dt:
|
12/12/2006
|
Application #:
|
10927788
|
Filing Dt:
|
08/27/2004
|
Publication #:
|
|
Pub Dt:
|
04/14/2005
| | | | |
Title:
|
METHOD OF MANUFACTURING A TRENCH TRANSISTOR HAVING A HEAVY BODY REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
11/06/2007
|
Application #:
|
10931887
|
Filing Dt:
|
08/31/2004
|
Publication #:
|
|
Pub Dt:
|
02/03/2005
| | | | |
Title:
|
VERTICAL CHARGE CONTROL SEMICONDUCTOR DEVICE WITH LOW OUTPUT CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/20/2007
|
Application #:
|
10942318
|
Filing Dt:
|
09/16/2004
|
Publication #:
|
|
Pub Dt:
|
03/16/2006
| | | | |
Title:
|
ENHANCED RESURF HVPMOS DEVICE WITH STACKED HETERO-DOPING RIM AND GRADUAL DRIFT REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
12/27/2005
|
Application #:
|
10947573
|
Filing Dt:
|
09/22/2004
|
Publication #:
|
|
Pub Dt:
|
02/24/2005
| | | | |
Title:
|
CROSSPOINT SWITCH WITH SERIALIZER AND DESERIALIZER FUNCTIONS
|
|
|
Patent #:
|
|
Issue Dt:
|
08/18/2009
|
Application #:
|
10951259
|
Filing Dt:
|
09/26/2004
|
Title:
|
TRENCH-GATE LDMOS STRUCTURES
|
|
|
Patent #:
|
|
Issue Dt:
|
09/04/2007
|
Application #:
|
10962367
|
Filing Dt:
|
10/08/2004
|
Publication #:
|
|
Pub Dt:
|
04/13/2006
| | | | |
Title:
|
MOS-GATED TRANSISTOR WITH REDUCED MILLER CAPACITANCE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
10965300
|
Filing Dt:
|
10/14/2004
|
Publication #:
|
|
Pub Dt:
|
04/20/2006
| | | | |
Title:
|
VOLTAGE DETECTION CIRCUIT WITH HYSTERESIS FOR LOW POWER, PORTABLE PRODUCTS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
10997818
|
Filing Dt:
|
11/24/2004
|
Publication #:
|
|
Pub Dt:
|
07/14/2005
| | | | |
Title:
|
METHOD OF FORMING A FET HAVING ULTRA-LOW ON-RESISTANCE AND LOW GATE CHARGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/16/2006
|
Application #:
|
11005755
|
Filing Dt:
|
12/07/2004
|
Publication #:
|
|
Pub Dt:
|
06/08/2006
| | | | |
Title:
|
HIGH-VOLTAGE DIODES FORMED IN ADVANCED POWER INTEGRATED CIRCUIT DEVICES
|
|
|
Patent #:
|
|
Issue Dt:
|
11/11/2008
|
Application #:
|
11006345
|
Filing Dt:
|
12/07/2004
|
Publication #:
|
|
Pub Dt:
|
06/08/2006
| | | | |
Title:
|
CURRENT CONTROLLED GATE DRIVER FOR POWER SWITCHES
|
|
|
Patent #:
|
|
Issue Dt:
|
01/02/2007
|
Application #:
|
11016397
|
Filing Dt:
|
12/17/2004
|
Publication #:
|
|
Pub Dt:
|
06/22/2006
| | | | |
Title:
|
MULTI-MODE POWER AMPLIFIER
|
|
|
Patent #:
|
|
Issue Dt:
|
07/18/2006
|
Application #:
|
11018041
|
Filing Dt:
|
12/21/2004
|
Publication #:
|
|
Pub Dt:
|
05/19/2005
| | | | |
Title:
|
HIGH VALUE SPLIT POLY P-RESISTOR WITH LOW STANDARD DEVIATION
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
11026276
|
Filing Dt:
|
12/29/2004
|
Publication #:
|
|
Pub Dt:
|
08/04/2005
| | | | |
Title:
|
POWER SEMICONDUCTOR DEVICES AND METHODS OF MANUFACTURE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/19/2008
|
Application #:
|
11048314
|
Filing Dt:
|
01/31/2005
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
THIN, THERMALLY ENHANCED MOLDED PACKAGE WITH LEADFRAME HAVING PROTRUDING REGION
|
|
|
Patent #:
|
|
Issue Dt:
|
07/25/2006
|
Application #:
|
11051061
|
Filing Dt:
|
02/04/2005
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
LEAD FRAME STRUCTURE WITH APERTURE OR GROOVE FOR FLIP CHIP IN A LEADED MOLDED PACKAGE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2006
|
Application #:
|
11051413
|
Filing Dt:
|
02/04/2005
|
Publication #:
|
|
Pub Dt:
|
06/16/2005
| | | | |
Title:
|
FLIP CLIP ATTACH AND COPPER CLIP ATTACH ON MOSFET DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
02/28/2006
|
Application #:
|
11052258
|
Filing Dt:
|
02/07/2005
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
METHOD FOR IMPROVED MOS GATING TO REDUCE MILLER CAPACITANCE AND SWITCHING LOSSES
|
|
|
Patent #:
|
|
Issue Dt:
|
03/27/2007
|
Application #:
|
11052264
|
Filing Dt:
|
02/07/2005
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
METHOD OF DRIVING A DUAL GATED MOSFET
|
|
|
Patent #:
|
|
Issue Dt:
|
03/23/2010
|
Application #:
|
11054189
|
Filing Dt:
|
02/09/2005
|
Publication #:
|
|
Pub Dt:
|
07/07/2005
| | | | |
Title:
|
ESD PROTECTION FOR SEMICONDUCTOR PRODUCTS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/22/2007
|
Application #:
|
11069900
|
Filing Dt:
|
03/01/2005
|
Publication #:
|
|
Pub Dt:
|
10/27/2005
| | | | |
Title:
|
INTEGRATED CIRCUIT STRUCTURE WITH IMPROVED LDMOS DESIGN
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/2008
|
Application #:
|
11083474
|
Filing Dt:
|
03/18/2005
|
Publication #:
|
|
Pub Dt:
|
09/21/2006
| | | | |
Title:
|
TERMINAL FOR MULTIPLE FUNCTIONS IN A POWER SUPPLY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/12/2008
|
Application #:
|
11083560
|
Filing Dt:
|
03/18/2005
|
Publication #:
|
|
Pub Dt:
|
12/08/2005
| | | | |
Title:
|
METHOD AND DEVICE WITH DURABLE CONTACT ON SILICON CARBIDE
|
|
|
Patent #:
|
|
Issue Dt:
|
05/27/2008
|
Application #:
|
11086955
|
Filing Dt:
|
03/22/2005
|
Publication #:
|
|
Pub Dt:
|
09/28/2006
| | | | |
Title:
|
SINGLE-STAGE DIGITAL POWER CONVERTER FOR DRIVING LEDS
|
|
|
Patent #:
|
|
Issue Dt:
|
06/29/2010
|
Application #:
|
11090671
|
Filing Dt:
|
03/25/2005
|
Title:
|
TECHNIQUE TO STABILIZE THE CHROMINANCE SUBCARRIER GENERATION IN A LINE-LOCKED DIGITAL VIDEO SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
06/17/2008
|
Application #:
|
11091733
|
Filing Dt:
|
03/28/2005
|
Publication #:
|
|
Pub Dt:
|
10/13/2005
| | | | |
Title:
|
MOS-GATED DEVICE HAVING A BURIED GATE AND PROCESS FOR FORMING SAME
|
|
|
Patent #:
|
|
Issue Dt:
|
07/28/2009
|
Application #:
|
11108346
|
Filing Dt:
|
04/18/2005
|
Publication #:
|
|
Pub Dt:
|
10/19/2006
| | | | |
Title:
|
MONOLITHICALLY-INTEGRATED BUCK CONVERTER
|
|
|
Patent #:
|
|
Issue Dt:
|
03/18/2008
|
Application #:
|
11111305
|
Filing Dt:
|
04/20/2005
|
Publication #:
|
|
Pub Dt:
|
09/01/2005
| | | | |
Title:
|
METHOD FOR FORMING A TRENCH MOSFET HAVING SELF-ALIGNED FEATURES
|
|
|
Patent #:
|
|
Issue Dt:
|
06/03/2008
|
Application #:
|
11116106
|
Filing Dt:
|
04/26/2005
|
Publication #:
|
|
Pub Dt:
|
10/26/2006
| | | | |
Title:
|
TRENCH GATE FETS WITH REDUCED GATE TO DRAIN CHARGE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/10/2006
|
Application #:
|
11130794
|
Filing Dt:
|
05/17/2005
|
Publication #:
|
|
Pub Dt:
|
12/08/2005
| | | | |
Title:
|
METHOD OF ISOLATING THE CURRENT SENSE ON POWER DEVICES WHILE MAINTAINING A CONTINUOUS STRIPE CELL
|
|
|
Patent #:
|
|
Issue Dt:
|
05/06/2008
|
Application #:
|
11140249
|
Filing Dt:
|
05/26/2005
|
Publication #:
|
|
Pub Dt:
|
01/19/2006
| | | | |
Title:
|
ACCUMULATION DEVICE WITH CHARGE BALANCE STRUCTURE AND METHOD OF FORMING THE SAME
|
|