skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:041703/0536   Pages: 359
Recorded: 02/01/2017
Attorney Dkt #:F160353 FIX 31591-0266
Conveyance: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS.
Total properties: 6031
Page 31 of 61
Pages: 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61
1
Patent #:
Issue Dt:
11/17/2009
Application #:
11576828
Filing Dt:
04/18/2007
Publication #:
Pub Dt:
01/01/2009
Title:
VARACTOR
2
Patent #:
Issue Dt:
11/09/2010
Application #:
11578975
Filing Dt:
10/18/2006
Publication #:
Pub Dt:
09/27/2007
Title:
LEVEL REALIGNMENT FOLLOWING AN EPITAXY STEP
3
Patent #:
Issue Dt:
02/10/2009
Application #:
11580419
Filing Dt:
10/11/2006
Publication #:
Pub Dt:
04/17/2008
Title:
SENSOR HAVING FREE FALL SELF-TEST CAPABILITY AND METHOD THEREFOR
4
Patent #:
Issue Dt:
05/05/2009
Application #:
11586807
Filing Dt:
10/25/2006
Publication #:
Pub Dt:
05/01/2008
Title:
INTEGRATED MATCHING NETWORK AND METHOD FOR MANUFACTURING INTEGRATED MATCHING NETWORKS
5
Patent #:
Issue Dt:
03/23/2010
Application #:
11589877
Filing Dt:
10/31/2006
Publication #:
Pub Dt:
05/01/2008
Title:
SYSTEM AND METHOD FOR REDUCING EDGE EFFECT
6
Patent #:
Issue Dt:
02/10/2009
Application #:
11590327
Filing Dt:
10/31/2006
Publication #:
Pub Dt:
05/01/2008
Title:
METHODS AND APPARATUS FOR A QUAD FLAT NO-LEAD (QFN) PACKAGE
7
Patent #:
Issue Dt:
08/25/2009
Application #:
11592411
Filing Dt:
11/02/2006
Publication #:
Pub Dt:
05/29/2008
Title:
DIGITAL BANDGAP REFERENCE AND METHOD FOR PRODUCING REFERENCE SIGNAL
8
Patent #:
Issue Dt:
03/09/2010
Application #:
11593896
Filing Dt:
11/07/2006
Publication #:
Pub Dt:
05/29/2008
Title:
THREE DIMENSIONAL INTEGRATED PASSIVE DEVICE AND METHOD OF FABRICATION
9
Patent #:
Issue Dt:
12/08/2009
Application #:
11600351
Filing Dt:
11/16/2006
Publication #:
Pub Dt:
05/22/2008
Title:
TRANSMITTER WITH IMPROVED POWER EFFICIENCY
10
Patent #:
Issue Dt:
07/27/2010
Application #:
11601127
Filing Dt:
11/15/2006
Publication #:
Pub Dt:
05/15/2008
Title:
VARIABLE RESURF SEMICONDUCTOR DEVICE AND METHOD
11
Patent #:
Issue Dt:
10/06/2009
Application #:
11602639
Filing Dt:
11/21/2006
Publication #:
Pub Dt:
05/22/2008
Title:
METHODS AND APPARATUS FOR A DUAL-METAL MAGNETIC SHIELD STRUCTURE
12
Patent #:
Issue Dt:
05/01/2018
Application #:
11608616
Filing Dt:
12/08/2006
Publication #:
Pub Dt:
06/12/2008
Title:
ADAPTIVE DISABLING OF DEBLOCK FILTERING BASED ON A CONTENT CHARACTERISTIC OF VIDEO INFORMATION
13
Patent #:
Issue Dt:
09/13/2016
Application #:
11608690
Filing Dt:
12/08/2006
Publication #:
Pub Dt:
06/12/2008
Title:
SYSTEM AND METHOD OF DETERMINING DEBLOCKING CONTROL FLAG OF SCALABLE VIDEO SYSTEM FOR INDICATING PRESENTATION OF DEBLOCKING PARAMETERS FOR MULTIPLE LAYERS
14
Patent #:
Issue Dt:
08/24/2010
Application #:
11609077
Filing Dt:
12/11/2006
Publication #:
Pub Dt:
06/14/2007
Title:
CELL PHONE DEVICE
15
Patent #:
Issue Dt:
09/21/2010
Application #:
11609102
Filing Dt:
12/11/2006
Publication #:
Pub Dt:
06/14/2007
Title:
METHOD FOR ESTIMATING PROCESSOR ENERGY USAGE
16
Patent #:
Issue Dt:
04/19/2011
Application #:
11609664
Filing Dt:
12/12/2006
Publication #:
Pub Dt:
04/12/2007
Title:
METHOD FOR MAKING A SEMICONDUCTOR STRUCTURE USING SILICON GERMANIUM
17
Patent #:
Issue Dt:
08/19/2008
Application #:
11610956
Filing Dt:
12/14/2006
Publication #:
Pub Dt:
04/19/2007
Title:
COMMUNICATION STEERING FOR USE IN A MULTI-MASTER SHARED RESOURCE SYSTEM
18
Patent #:
Issue Dt:
10/28/2008
Application #:
11612626
Filing Dt:
12/19/2006
Publication #:
Pub Dt:
06/19/2008
Title:
BYTE WRITEABLE MEMORY WITH BIT-COLUMN VOLTAGE SELECTION AND COLUMN REDUNDANCY
19
Patent #:
Issue Dt:
10/29/2013
Application #:
11613326
Filing Dt:
12/20/2006
Publication #:
Pub Dt:
06/26/2008
Title:
SEMICONDUCTOR DEVICE INCLUDING AN ACTIVE REGION AND TWO LAYERS HAVING DIFFERENT STRESS CHARACTERISTICS
20
Patent #:
Issue Dt:
10/27/2009
Application #:
11616635
Filing Dt:
12/27/2006
Publication #:
Pub Dt:
07/03/2008
Title:
MEMORY CELLS WITH LOWER POWER CONSUMPTION DURING A WRITE OPERATION
21
Patent #:
Issue Dt:
01/11/2011
Application #:
11619070
Filing Dt:
01/02/2007
Publication #:
Pub Dt:
07/03/2008
Title:
SYSTEM HAVING A MEMORY VOLTAGE CONTROLLER WHICH VARIES AN OPERATING VOLTAGE OF A MEMORY AND METHOD THEREFOR
22
Patent #:
Issue Dt:
05/13/2014
Application #:
11619294
Filing Dt:
01/03/2007
Publication #:
Pub Dt:
07/03/2008
Title:
PROGRESSIVE MEMORY INITIALIZATION WITH WAITPOINTS
23
Patent #:
NONE
Issue Dt:
Application #:
11619301
Filing Dt:
01/03/2007
Publication #:
Pub Dt:
07/03/2008
Title:
SELECTIVE GUARDED MEMORY ACCESS ON A PER-INSTRUCTION BASIS
24
Patent #:
Issue Dt:
01/19/2010
Application #:
11619808
Filing Dt:
01/04/2007
Publication #:
Pub Dt:
07/10/2008
Title:
MEMORY WITH SHARED WRITE BIT LINE(S)
25
Patent #:
Issue Dt:
06/09/2009
Application #:
11619861
Filing Dt:
01/04/2007
Publication #:
Pub Dt:
07/10/2008
Title:
FORMING A SEMICONDUCTOR DEVICE HAVING A METAL ELECTRODE AND STRUCTURE THEREOF
26
Patent #:
Issue Dt:
05/03/2011
Application #:
11619862
Filing Dt:
01/04/2007
Publication #:
Pub Dt:
07/10/2008
Title:
EFFICIENT FIXED-POINT REAL-TIME THRESHOLDING FOR SIGNAL PROCESSING
27
Patent #:
Issue Dt:
05/27/2008
Application #:
11619932
Filing Dt:
01/04/2007
Title:
METHOD AND SYSTEM FOR TRANSMITTING DATA
28
Patent #:
Issue Dt:
12/15/2009
Application #:
11620074
Filing Dt:
01/05/2007
Publication #:
Pub Dt:
07/10/2008
Title:
METHOD OF PACKAGING SEMICONDUCTOR DEVICES
29
Patent #:
Issue Dt:
10/26/2010
Application #:
11620075
Filing Dt:
01/05/2007
Publication #:
Pub Dt:
07/10/2008
Title:
LIGHT ERASABLE MEMORY AND METHOD THEREFOR
30
Patent #:
Issue Dt:
03/03/2009
Application #:
11620080
Filing Dt:
01/05/2007
Publication #:
Pub Dt:
07/10/2008
Title:
DYNAMIC MODULE OUTPUT DEVICE AND METHOD THEREOF
31
Patent #:
Issue Dt:
03/15/2011
Application #:
11620460
Filing Dt:
01/05/2007
Publication #:
Pub Dt:
07/10/2008
Title:
REDUCTION OF BLOCK EFFECTS IN SPATIALLY RE-SAMPLED IMAGE INFORMATION FOR BLOCK-BASED IMAGE CODING
32
Patent #:
Issue Dt:
07/06/2010
Application #:
11620485
Filing Dt:
01/05/2007
Publication #:
Pub Dt:
07/10/2008
Title:
INTRA-CHASSIS PACKET ARBITRATION SCHEME
33
Patent #:
Issue Dt:
05/17/2011
Application #:
11620540
Filing Dt:
01/05/2007
Publication #:
Pub Dt:
07/10/2008
Title:
METHOD AND SYSTEM FOR SAMPLING VIDEO DATA
34
Patent #:
Issue Dt:
08/26/2008
Application #:
11620987
Filing Dt:
01/08/2007
Publication #:
Pub Dt:
07/10/2008
Title:
ANNEAL OF EPITAXIAL LAYER IN A SEMICONDUCTOR DEVICE
35
Patent #:
Issue Dt:
03/22/2011
Application #:
11621355
Filing Dt:
01/09/2007
Publication #:
Pub Dt:
07/10/2008
Title:
RADIO FREQUENCY RECEIVER HAVING DYNAMIC BANDWIDTH CONTROL AND METHOD OF OPERATION
36
Patent #:
Issue Dt:
08/24/2010
Application #:
11621387
Filing Dt:
01/09/2007
Publication #:
Pub Dt:
07/10/2008
Title:
FRACTIONALLY RELATED MULTIRATE SIGNAL PROCESSOR AND METHOD
37
Patent #:
Issue Dt:
07/13/2010
Application #:
11621420
Filing Dt:
01/09/2007
Publication #:
Pub Dt:
07/10/2008
Title:
DIGITAL CLOCK GENERATING CIRCUIT AND METHOD OF OPERATION
38
Patent #:
Issue Dt:
12/13/2011
Application #:
11621487
Filing Dt:
01/09/2007
Publication #:
Pub Dt:
07/10/2008
Title:
HANDHELD DEVICE FOR DIALING OF PHONE NUMBERS EXTRACTED FROM A VOICEMAIL
39
Patent #:
Issue Dt:
07/08/2008
Application #:
11621844
Filing Dt:
01/10/2007
Publication #:
Pub Dt:
07/10/2008
Title:
CLOCK JITTER MINIMIZATION IN A CONTINUOUS TIME SIGMA DELTA ANALOG-TO-DIGITAL CONVERTER
40
Patent #:
Issue Dt:
07/20/2010
Application #:
11622402
Filing Dt:
01/11/2007
Publication #:
Pub Dt:
07/17/2008
Title:
AUTOMATIC GAIN CONTROL USING MULTIPLE EQUALIZED ESTIMATES AND DYNAMIC HYSTERESIS
41
Patent #:
Issue Dt:
08/25/2009
Application #:
11624454
Filing Dt:
01/18/2007
Publication #:
Pub Dt:
06/28/2007
Title:
METHOD AND APPARATUS FOR AFFECTING A PORTION OF AN INTEGRATED CIRCUIT
42
Patent #:
Issue Dt:
10/23/2007
Application #:
11625350
Filing Dt:
01/22/2007
Publication #:
Pub Dt:
05/24/2007
Title:
PACKAGED DEVICE AND METHOD OF FORMING SAME
43
Patent #:
Issue Dt:
07/07/2009
Application #:
11625882
Filing Dt:
01/23/2007
Publication #:
Pub Dt:
07/24/2008
Title:
METHOD OF MAKING A NON-VOLATILE MEMORY DEVICE
44
Patent #:
Issue Dt:
06/29/2010
Application #:
11626681
Filing Dt:
01/24/2007
Publication #:
Pub Dt:
05/24/2007
Title:
PROGRAMMING AND ERASING STRUCTURE FOR A FLOATING GATE MEMORY CELL AND METHOD OF MAKING
45
Patent #:
Issue Dt:
11/23/2010
Application #:
11626753
Filing Dt:
01/24/2007
Publication #:
Pub Dt:
07/24/2008
Title:
ELECTRONIC DEVICE INCLUDING TRENCHES AND DISCONTINUOUS STORAGE ELEMENTS
46
Patent #:
Issue Dt:
08/11/2009
Application #:
11626762
Filing Dt:
01/24/2007
Publication #:
Pub Dt:
07/24/2008
Title:
PROCESS OF FORMING AN ELECTRONIC DEVICE INCLUDING FINS AND DISCONTINUOUS STORAGE ELEMENTS
47
Patent #:
Issue Dt:
01/26/2010
Application #:
11626768
Filing Dt:
01/24/2007
Publication #:
Pub Dt:
07/24/2008
Title:
ELECTRONIC DEVICE INCLUDING TRENCHES AND DISCONTINUOUS STORAGE ELEMENTS AND PROCESSES OF FORMING AND USING THE SAME
48
Patent #:
Issue Dt:
02/23/2010
Application #:
11626924
Filing Dt:
01/25/2007
Publication #:
Pub Dt:
07/31/2008
Title:
METHOD AND APPARATUS FOR CLOSED LOOP OFFSET CANCELLATION
49
Patent #:
Issue Dt:
10/27/2009
Application #:
11626928
Filing Dt:
01/25/2007
Publication #:
Pub Dt:
07/31/2008
Title:
DUAL GATE LDMOS DEVICE FABRICATION METHODS
50
Patent #:
Issue Dt:
05/25/2010
Application #:
11627229
Filing Dt:
01/25/2007
Publication #:
Pub Dt:
09/27/2007
Title:
METHOD AND APPARATUS FOR SECURE SCAN TESTING
51
Patent #:
Issue Dt:
03/23/2010
Application #:
11627445
Filing Dt:
01/26/2007
Publication #:
Pub Dt:
07/31/2008
Title:
MEMORY SYSTEM WITH RAM ARRAY AND REDUNDANT RAM MEMORY CELLS HAVING A DIFFERENT DESIGNED CELL CIRCUIT TOPOLOGY THAN CELLS OF NON REDUNDANT RAM ARRAY
52
Patent #:
Issue Dt:
09/01/2009
Application #:
11627633
Filing Dt:
01/26/2007
Publication #:
Pub Dt:
07/31/2008
Title:
SYSTEM AND METHOD FOR REDUCING NOISE IN SENSORS WITH CAPACITIVE PICKUP
53
Patent #:
Issue Dt:
10/19/2010
Application #:
11627725
Filing Dt:
01/26/2007
Publication #:
Pub Dt:
07/31/2008
Title:
METHOD OF MAKING A SEMICONDUCTOR DEVICE HAVING HIGH VOLTAGE TRANSISTORS, NON-VOLATILE MEMORY TRANSISTORS, AND LOGIC TRANSISTORS
54
Patent #:
Issue Dt:
04/26/2011
Application #:
11627817
Filing Dt:
01/26/2007
Publication #:
Pub Dt:
07/31/2008
Title:
PROCESS OF FORMING AN ELECTRONIC DEVICE INCLUDING A LAYER OF DISCONTINUOUS STORAGE ELEMENTS
55
Patent #:
Issue Dt:
05/27/2008
Application #:
11639676
Filing Dt:
12/15/2006
Publication #:
Pub Dt:
06/19/2008
Title:
METHODS AND APPARATUS FOR A MULTI-MODE ANALOG-TO-DIGITAL CONVERTER
56
Patent #:
Issue Dt:
07/05/2011
Application #:
11645870
Filing Dt:
12/27/2006
Publication #:
Pub Dt:
07/03/2008
Title:
DYNAMIC ALLOCATION OF MESSAGE BUFFERS
57
Patent #:
Issue Dt:
03/31/2009
Application #:
11647653
Filing Dt:
12/29/2006
Publication #:
Pub Dt:
07/03/2008
Title:
Queued interface devices, multi-core peripheral systems, and methods for sharing a peripheral in a multi-core system
58
Patent #:
Issue Dt:
01/17/2012
Application #:
11649076
Filing Dt:
01/03/2007
Publication #:
Pub Dt:
07/03/2008
Title:
REDUCING A PEAK-TO-AVERAGE RATIO OF A SIGNAL USING FILTERING
59
Patent #:
Issue Dt:
02/24/2009
Application #:
11649094
Filing Dt:
01/03/2007
Publication #:
Pub Dt:
07/03/2008
Title:
TOP CONTACT ALIGNMENT IN SEMICONDUCTOR DEVICES
60
Patent #:
Issue Dt:
10/26/2010
Application #:
11649136
Filing Dt:
01/03/2007
Publication #:
Pub Dt:
07/03/2008
Title:
REDUCING A PEAK-TO-AVERAGE RATIO OF A SIGNAL
61
Patent #:
Issue Dt:
08/17/2010
Application #:
11650188
Filing Dt:
01/04/2007
Publication #:
Pub Dt:
07/10/2008
Title:
LDMOS DEVICE AND METHOD
62
Patent #:
Issue Dt:
08/21/2012
Application #:
11650252
Filing Dt:
01/04/2007
Publication #:
Pub Dt:
07/10/2008
Title:
DUAL INTERLAYER DIELECTRIC STRESSOR INTEGRATION WITH A SACRIFICIAL UNDERLAYER FILM STACK
63
Patent #:
Issue Dt:
08/23/2011
Application #:
11650253
Filing Dt:
01/04/2007
Publication #:
Pub Dt:
07/10/2008
Title:
INTEGRATED ASSIST FEATURES FOR EPITAXIAL GROWTH
64
Patent #:
Issue Dt:
07/21/2009
Application #:
11650254
Filing Dt:
01/04/2007
Publication #:
Pub Dt:
07/10/2008
Title:
INTEGRATED ASSIST FEATURES FOR EPITAXIAL GROWTH BULK TILES WITH COMPENSATION
65
Patent #:
Issue Dt:
06/03/2014
Application #:
11650697
Filing Dt:
01/05/2007
Publication #:
Pub Dt:
07/10/2008
Title:
INTEGRATED ASSIST FEATURES FOR EPITAXIAL GROWTH
66
Patent #:
Issue Dt:
12/30/2008
Application #:
11651253
Filing Dt:
01/08/2007
Publication #:
Pub Dt:
07/10/2008
Title:
INTEGRATED ASSIST FEATURES FOR EPITAXIAL GROWTH BULK/SOI HYBRID TILES WITH COMPENSATION
67
Patent #:
Issue Dt:
10/28/2008
Application #:
11651858
Filing Dt:
01/10/2007
Publication #:
Pub Dt:
07/10/2008
Title:
CALIBRATING A DIGITAL-TO-ANALOG CONVERTER
68
Patent #:
Issue Dt:
11/03/2009
Application #:
11655557
Filing Dt:
01/18/2007
Publication #:
Pub Dt:
07/24/2008
Title:
DIFFERENTIAL CAPACITIVE SENSOR AND METHOD OF MAKING SAME
69
Patent #:
Issue Dt:
08/25/2009
Application #:
11668210
Filing Dt:
01/29/2007
Publication #:
Pub Dt:
07/31/2008
Title:
METHOD OF FORMING A MULTI-BIT NONVOLATILE MEMORY DEVICE
70
Patent #:
Issue Dt:
06/22/2010
Application #:
11668453
Filing Dt:
01/29/2007
Publication #:
Pub Dt:
07/31/2008
Title:
SEMICONDUCTOR WAFER WITH IMPROVED CRACK PROTECTION
71
Patent #:
Issue Dt:
01/20/2009
Application #:
11669307
Filing Dt:
01/31/2007
Publication #:
Pub Dt:
07/31/2008
Title:
SPLIT GATE MEMORY CELL METHOD
72
Patent #:
Issue Dt:
01/31/2012
Application #:
11669556
Filing Dt:
01/31/2007
Publication #:
Pub Dt:
07/31/2008
Title:
LOCALIZED ALLOYING FOR IMPROVED BOND RELIABILITY
73
Patent #:
Issue Dt:
11/30/2010
Application #:
11669794
Filing Dt:
01/31/2007
Publication #:
Pub Dt:
07/31/2008
Title:
ELECTRONIC DEVICE INCLUDING INSULATING LAYERS HAVING DIFFERENT STRAINS
74
Patent #:
Issue Dt:
04/20/2010
Application #:
11669804
Filing Dt:
01/31/2007
Publication #:
Pub Dt:
07/31/2008
Title:
METHOD AND SYSTEM FOR DATA TRANSFERS ACROSS DIFFERENT ADDRESS SPACES
75
Patent #:
Issue Dt:
08/25/2009
Application #:
11670176
Filing Dt:
02/01/2007
Publication #:
Pub Dt:
02/14/2008
Title:
METHOD TO PASSIVATE CONDUCTIVE SURFACES DURING SEMICONDUCTOR PROCESSING
76
Patent #:
Issue Dt:
07/08/2008
Application #:
11670398
Filing Dt:
02/01/2007
Publication #:
Pub Dt:
08/02/2007
Title:
LEVEL SHIFTER CIRCUIT
77
Patent #:
Issue Dt:
07/08/2008
Application #:
11670632
Filing Dt:
02/02/2007
Title:
MULTIPLE BLOCK MEMORY WITH COMPLEMENTARY DATA PATH
78
Patent #:
Issue Dt:
07/28/2009
Application #:
11670833
Filing Dt:
02/02/2007
Publication #:
Pub Dt:
08/07/2008
Title:
ELECTRONIC DEVICE INCLUDING A SEMICONDUCTOR FIN HAVING A PLURALITY OF GATE ELECTRODES AND A PROCESS FOR FORMING THE ELECTRONIC DEVICE
79
Patent #:
Issue Dt:
07/19/2011
Application #:
11670846
Filing Dt:
02/02/2007
Publication #:
Pub Dt:
08/07/2008
Title:
VIDEO DE-INTERLACER USING MOTION RESIDUE COMPENSATION
80
Patent #:
Issue Dt:
10/26/2010
Application #:
11671035
Filing Dt:
02/05/2007
Publication #:
Pub Dt:
06/26/2008
Title:
POWER TRANSISTOR FEATURING A DOUBLE-SIDED FEED DESIGN AND METHOD OF MAKING THE SAME
81
Patent #:
Issue Dt:
03/23/2010
Application #:
11671048
Filing Dt:
02/05/2007
Publication #:
Pub Dt:
08/07/2008
Title:
ELECTRONIC DEVICE WITH CONNECTION BUMPS
82
Patent #:
Issue Dt:
06/11/2013
Application #:
11671271
Filing Dt:
02/05/2007
Publication #:
Pub Dt:
08/07/2008
Title:
SECURE DATA ACCESS METHODS AND APPARATUS
83
Patent #:
Issue Dt:
06/01/2010
Application #:
11671567
Filing Dt:
02/06/2007
Publication #:
Pub Dt:
08/07/2008
Title:
METHOD OF FORMING A SEMICONDUCTOR DEVICE HAVING A REMOVABLE SIDEWALL SPACER
84
Patent #:
Issue Dt:
06/15/2010
Application #:
11671748
Filing Dt:
02/06/2007
Publication #:
Pub Dt:
08/07/2008
Title:
PROCESS OF FORMING AN ELECTRONIC DEVICE INCLUDING FORMING A GATE ELECTRODE LAYER AND FORMING A PATTERNED MASKING LAYER
85
Patent #:
Issue Dt:
10/12/2010
Application #:
11671809
Filing Dt:
02/06/2007
Publication #:
Pub Dt:
08/07/2008
Title:
SPLIT-GATE THIN FILM STORAGE NVM CELL WITH REDUCED LOAD-UP/TRAP-UP EFFECTS
86
Patent #:
Issue Dt:
04/14/2009
Application #:
11672279
Filing Dt:
02/07/2007
Publication #:
Pub Dt:
08/07/2008
Title:
CIRCUIT FOR USE IN A MULTIPLE BLOCK MEMORY
87
Patent #:
Issue Dt:
10/28/2008
Application #:
11674435
Filing Dt:
02/13/2007
Publication #:
Pub Dt:
08/14/2008
Title:
SINGLE STAGE CYCLIC ANALOG TO DIGITAL CONVERTER WITH VARIABLE RESOLUTION
88
Patent #:
Issue Dt:
08/17/2010
Application #:
11674886
Filing Dt:
02/14/2007
Publication #:
Pub Dt:
08/14/2008
Title:
BIPOLAR SCHOTTKY DIODE AND METHOD
89
Patent #:
Issue Dt:
07/29/2008
Application #:
11674888
Filing Dt:
02/14/2007
Publication #:
Pub Dt:
08/14/2008
Title:
DOTTED CHANNEL MOSFET AND METHOD
90
Patent #:
Issue Dt:
10/18/2011
Application #:
11676100
Filing Dt:
02/16/2007
Publication #:
Pub Dt:
06/21/2007
Title:
SEMICONDUCTOR DEVICE HAVING AN ORGANIC ANTI-REFLECTIVE COATING (ARC) AND METHOD THEREFOR
91
Patent #:
Issue Dt:
06/09/2009
Application #:
11676114
Filing Dt:
02/16/2007
Publication #:
Pub Dt:
08/21/2008
Title:
MULTI-LAYER SOURCE/DRAIN STRESSOR
92
Patent #:
Issue Dt:
12/08/2009
Application #:
11676341
Filing Dt:
02/19/2007
Publication #:
Pub Dt:
08/21/2008
Title:
MULTIPLE PORT MEMORY WITH PRIORITIZED WORD LINE DRIVER AND METHOD THEREOF
93
Patent #:
Issue Dt:
08/26/2008
Application #:
11676403
Filing Dt:
02/19/2007
Publication #:
Pub Dt:
08/21/2008
Title:
METHOD FOR FORMING A SPLIT GATE MEMORY DEVICE
94
Patent #:
Issue Dt:
07/08/2008
Application #:
11676810
Filing Dt:
02/20/2007
Publication #:
Pub Dt:
06/21/2007
Title:
MULTI-STRAND SUBSTRATE FOR BALL-GRID ARRAY ASSEMBLIES AND METHOD
95
Patent #:
Issue Dt:
08/24/2010
Application #:
11677127
Filing Dt:
02/21/2007
Publication #:
Pub Dt:
08/21/2008
Title:
MULTIPLE AXIS TRANSDUCER WITH MULTIPLE SENSING RANGE CAPABILITY
96
Patent #:
Issue Dt:
06/29/2010
Application #:
11677808
Filing Dt:
02/22/2007
Publication #:
Pub Dt:
08/28/2008
Title:
MEMORY HAVING A DUMMY BITLINE FOR TIMING CONTROL
97
Patent #:
Issue Dt:
04/27/2010
Application #:
11678258
Filing Dt:
02/23/2007
Publication #:
Pub Dt:
08/28/2008
Title:
SHARED LATCH FOR MEMORY TEST/REPAIR AND FUNCTIONAL OPERATIONS
98
Patent #:
Issue Dt:
12/14/2010
Application #:
11678322
Filing Dt:
02/23/2007
Publication #:
Pub Dt:
08/28/2008
Title:
SEMICONDUCTOR FIN INTEGRATION USING A SACRIFICIAL FIN
99
Patent #:
Issue Dt:
08/10/2010
Application #:
11678327
Filing Dt:
02/23/2007
Publication #:
Pub Dt:
08/28/2008
Title:
FORMING SEMICONDUCTOR FINS USING A SACRIFICIAL FIN
100
Patent #:
Issue Dt:
04/28/2009
Application #:
11678330
Filing Dt:
02/23/2007
Publication #:
Pub Dt:
09/06/2007
Title:
RF POWER TRANSISTOR DEVICE WITH METAL ELECTROMIGRATION DESIGN AND METHOD THEREOF
Assignor
1
Exec Dt:
12/07/2015
Assignee
1
1300 THAMES STREET, 4TH FLOOR
BALTIMORE, MARYLAND 21231
Correspondence name and address
JOANNA MCCALL
1025 VERMONT AVE NW, SUITE 1130
NATIONAL CORPORATE RESEARCH, LTD
WASHINGTON, DC 20005

Search Results as of: 06/03/2024 12:39 PM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT