|
Total properties:
24
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/1996
|
Application #:
|
08087460
|
Filing Dt:
|
07/08/1993
|
|
Title:
|
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE FOR OPTIONALLY SELECTING THE CORRESPONDENCE BETWEEN A CHIP-SELECT SIGNAL AND ADDRESS SPACE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/25/1996
|
Application #:
|
08227755
|
Filing Dt:
|
04/14/1994
|
|
Title:
|
METHOD AND APPARATUS FOR PROGRAMMING MEMORY DEVICES
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/30/1996
|
Application #:
|
08269478
|
Filing Dt:
|
07/01/1994
|
|
Title:
|
HIGH ENERGY BURIED LAYER IMPLANT TO PROVIDE A LOW RESISTANCE P-WELL IN A FLASH EPROM ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/19/1996
|
Application #:
|
08269540
|
Filing Dt:
|
07/01/1994
|
|
Title:
|
MULTISTEPPED THRESHOLD CONVERGENCE FOR A FLASH MEMORY ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/12/1996
|
Application #:
|
08299876
|
Filing Dt:
|
09/01/1994
|
|
Title:
|
SELF-ALIGNED BURIED CHANNEL/JUNCTION STACKED GATE FLASH MEMORY CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
06/18/1996
|
Application #:
|
08307466
|
Filing Dt:
|
09/19/1994
|
|
Title:
|
ECL-TO-COMS SIGNAL LEVEL CONVERTER
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/1996
|
Application #:
|
08330871
|
Filing Dt:
|
10/28/1994
|
|
Title:
|
LAYERED LOW DIELECTRIC CONSTANT TECHNOLOGY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/27/1996
|
Application #:
|
08360856
|
Filing Dt:
|
12/21/1994
|
|
Title:
|
NOVEL PROCESSING TECHNIQUES FOR ACHIEVING PRODUCTION-WORTHY, LOW DIELECTRIC, LOW INTERCONNECT RESISTANCE AND HIGH PERFORMANCE ICS
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/14/1997
|
Application #:
|
08407248
|
Filing Dt:
|
03/20/1995
|
|
Title:
|
CONSTANT VOLTAGE CIRCUIT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/1996
|
Application #:
|
08426716
|
Filing Dt:
|
04/21/1995
|
|
Title:
|
REDUCED COLUMN LEAKAGE DURING PROGRAMMING FOR A FLASH MEMORY ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/03/1996
|
Application #:
|
08432623
|
Filing Dt:
|
05/02/1995
|
|
Title:
|
METHOD FOR READING A NON-VOLATILE MEMORY ARRAY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
07/09/1996
|
Application #:
|
08433267
|
Filing Dt:
|
05/02/1995
|
|
Title:
|
METHOD FOR PROTECTING A STACKED GATE EDGE IN A SEMICONDUCTOR DEVICE FROM SELF ALIGNED SOURCE (SAS) ETCH
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/21/1997
|
Application #:
|
08450167
|
Filing Dt:
|
05/25/1995
|
|
Title:
|
METHOD FOR DECREASING THE DISCHARGE TIME OF A FLASH EPROM CELL
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/14/1996
|
Application #:
|
08460603
|
Filing Dt:
|
06/01/1995
|
|
Title:
|
METHOD AND SYSTEM FOR PROTECTING A STACKED GATE EDGE IN A SEMI- CONDUCTOR DEVICE FROM SELF ALIGNED SOURCE (SAS) ETCH IN A SEMI- CONDUCTOR DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
11/26/1996
|
Application #:
|
08483038
|
Filing Dt:
|
06/06/1995
|
|
Title:
|
A SENSE CIRCUIT FOR A FLASH EEPROM CELL HAVING A NEGATIVE DELTA THRESHOLD VOLTAGE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
01/28/1997
|
Application #:
|
08484252
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
FLASH EEPROM ARRAY WITH FLOATING SUBSTRATE ERASE OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/1996
|
Application #:
|
08484580
|
Filing Dt:
|
06/07/1995
|
|
Title:
|
NONVOLATILE MEMORY CELL FORMED USING SELF ALIGNED SOURCE IMPLANT
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
08/13/1996
|
Application #:
|
08487252
|
Filing Dt:
|
06/13/1995
|
|
Title:
|
NON-VOLATILE MEMORY ARRAY WITH OVER-ERASE CORRECTION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/31/1996
|
Application #:
|
08493138
|
Filing Dt:
|
06/21/1995
|
|
Title:
|
CHANNEL HOT-CARRIER PAGE WRITE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
09/03/1996
|
Application #:
|
08500648
|
Filing Dt:
|
07/11/1995
|
|
Title:
|
PROCESS FOR SELF-ALIGNED SOURCE FOR HIGH DENSITY MEMORY
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/01/1996
|
Application #:
|
08508425
|
Filing Dt:
|
07/31/1995
|
|
Title:
|
FLASH EEPROM ARRAY WITH FLOATING SUBSTRATE ERASE OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/15/1996
|
Application #:
|
08512222
|
Filing Dt:
|
08/07/1995
|
|
Title:
|
CLOCK SIGNAL GENERATING DEVICE
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/04/1997
|
Application #:
|
08534141
|
Filing Dt:
|
09/26/1995
|
|
Title:
|
CORRECTION METHOD LEADING TO A UNIFORM THRESHOLD VOLTAGE DISTRIBUTION FOR A FLASH EPROM
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
02/25/1997
|
Application #:
|
08630994
|
Filing Dt:
|
04/12/1996
|
|
Title:
|
TRANSIMPEDANCE AMPLIFIER
|
|
