Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 043968/0547 | |
| Pages: | 3 |
| | Recorded: | 10/27/2017 | | |
| Attorney Dkt #: | 076115-00002 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
NONE
|
Issue Dt:
|
|
Application #:
|
15795530
|
Filing Dt:
|
10/27/2017
|
|
Publication #:
|
|
Pub Dt:
|
05/02/2019
| | | | |
|
Title:
|
COMPUTER PROCESSING UNIT (CPU) ARCHITECTURE FOR CONTROLLED AND LOW POWER SAVE OF CPU DATA TO PERSISTENT MEMORY
|
|
|
Assignee
|
|
|
|
|
| 5340 LEGACY DRIVE, SUITE 175 |
| PLANO, TEXAS 75024 |
|
|
Correspondence name and address
|
| |
STACEY J. LONGANECKER
|
| |
1825 EYE STREET, N.W., SUITE 900
|
| |
DICKINSON WRIGHT PLLC
|
| |
WASHINGTON, DC 20006
|
Search Results as of:
05/23/2024 07:16 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
