Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 018472/0551 | |
| Pages: | 4 |
| | Recorded: | 10/31/2006 | | |
| Attorney Dkt #: | 06-1544 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/30/2010
|
Application #:
|
11516382
|
Filing Dt:
|
09/05/2006
|
|
Publication #:
|
|
Pub Dt:
|
03/20/2008
| | | | |
|
Title:
|
DUTY CYCLE COUNTING PHASE CALIBRATION SCHEME OF AN INPUT/OUTPUT (I/O) INTERFACE
|
|
|
Assignee
|
|
|
|
|
| 1621 BARBER LANE |
| MILPITAS, CALIFORNIA 95035 |
|
|
Correspondence name and address
|
| |
RAJ ABHYANKER
|
| |
INTELLECTUAL PROPERTY LAW DEPARTMENT
|
| |
LSI LOGIC CORPORATION
|
| |
1621 BARBER LANE, MAIL STOP: D-106
|
| |
MILPITAS, CA 95035
|
Search Results as of:
05/29/2024 02:41 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
