skip navigationU S P T O SealUnited States Patent and Trademark Office AOTW logo
Home|Site Index|Search|Guides|Contacts|eBusiness|eBiz alerts|News|Help
Assignments on the Web > Patent Query
Patent Assignment Details
NOTE:Results display only for issued patents and published applications. For pending or abandoned applications please consult USPTO staff.

Reel/Frame:024953/0554   Pages: 6
Recorded: 09/08/2010
Attorney Dkt #:25622-1000 ALL
Conveyance: ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).
Total properties: 32
1
Patent #:
Issue Dt:
09/20/2005
Application #:
10326367
Filing Dt:
12/20/2002
Publication #:
Pub Dt:
06/24/2004
Title:
CURRENT SENSE AMPLIFIER
2
Patent #:
Issue Dt:
02/26/2008
Application #:
10722576
Filing Dt:
11/28/2003
Publication #:
Pub Dt:
06/02/2005
Title:
MEMORY SYSTEM AND PROCESS FOR CONTROLLING A MEMORY COMPONENT TO ACHIEVE DIFFERENT KINDS OF MEMORY CHARACTERISTICS ON ONE AND THE SAME MEMORY COMPONENT
3
Patent #:
Issue Dt:
05/08/2007
Application #:
11074946
Filing Dt:
03/09/2005
Publication #:
Pub Dt:
09/15/2005
Title:
METHOD FOR FABRICATING A SEMICONDUCTOR MEMORY CELL
4
Patent #:
Issue Dt:
07/06/2010
Application #:
11076027
Filing Dt:
03/10/2005
Publication #:
Pub Dt:
09/14/2006
Title:
METHOD FOR MANUFACTURING AN INTEGRATED CIRCUIT INCLUDING AN ELECTROLYTE MATERIAL LAYER
5
Patent #:
Issue Dt:
10/28/2008
Application #:
11113332
Filing Dt:
04/25/2005
Publication #:
Pub Dt:
11/10/2005
Title:
RESISTIVELY SWITCHING MEMORY
6
Patent #:
Issue Dt:
05/08/2007
Application #:
11115953
Filing Dt:
04/27/2005
Publication #:
Pub Dt:
11/17/2005
Title:
SEMICONDUCTOR MEMORY COMPONENT IN CROSS-POINT ARCHITECTURE
7
Patent #:
Issue Dt:
09/10/2013
Application #:
11133716
Filing Dt:
05/20/2005
Publication #:
Pub Dt:
11/23/2006
Title:
METHOD FOR OPERATING AN INTEGRATED CIRCUIT HAVING A RESISTIVITY CHANGING MEMORY CELL
8
Patent #:
Issue Dt:
11/09/2010
Application #:
11153964
Filing Dt:
06/16/2005
Publication #:
Pub Dt:
01/05/2006
Title:
METHOD FOR PRODUCING MEMORY HAVING A SOLID ELECTROLYTE MATERIAL REGION
9
Patent #:
Issue Dt:
04/20/2010
Application #:
11197746
Filing Dt:
08/05/2005
Publication #:
Pub Dt:
02/08/2007
Title:
METHOD FOR FABRICATING AN INTEGRATED DEVICE COMPRISING A STRUCTURE WITH A SOLID ELECTROLYTE
10
Patent #:
Issue Dt:
02/05/2008
Application #:
11204569
Filing Dt:
08/16/2005
Publication #:
Pub Dt:
02/22/2007
Title:
A MEMORY DEVICE INCLUDING ELECTRICAL CIRCUIT CONFIGURED TO PROVIDE REVERSIBLE BIAS ACROSS THE PMC MEMORY CELL TO PERFORM ERASE AND WRITE FUNCTIONS
11
Patent #:
Issue Dt:
05/13/2008
Application #:
11209424
Filing Dt:
08/23/2005
Publication #:
Pub Dt:
03/23/2006
Title:
MEMORY HAVING CBRAM MEMORY CELLS AND METHOD
12
Patent #:
Issue Dt:
06/15/2010
Application #:
11214692
Filing Dt:
08/29/2005
Publication #:
Pub Dt:
03/23/2006
Title:
MEMORY COMPONENT WITH MEMORY CELLS HAVING CHANGEABLE RESISTANCE AND FABRICATION METHOD THEREFOR
13
Patent #:
Issue Dt:
05/08/2007
Application #:
11215443
Filing Dt:
08/30/2005
Publication #:
Pub Dt:
03/09/2006
Title:
RESISTIVE MEMORY ARRANGEMENT
14
Patent #:
Issue Dt:
05/18/2010
Application #:
11238117
Filing Dt:
09/29/2005
Publication #:
Pub Dt:
03/30/2006
Title:
METHOD FOR MANUFACTURING A CBRAM SEMICONDUCTOR MEMORY
15
Patent #:
Issue Dt:
01/27/2009
Application #:
11261212
Filing Dt:
10/28/2005
Publication #:
Pub Dt:
05/25/2006
Title:
METHOD FOR IMPROVING THE THERMAL CHARACTERISTICS OF SEMICONDUCTOR MEMORY CELLS
16
Patent #:
Issue Dt:
08/14/2007
Application #:
11337940
Filing Dt:
01/23/2006
Publication #:
Pub Dt:
08/10/2006
Title:
PMC MEMORY CIRCUIT AND METHOD FOR STORING A DATUM IN A PMC MEMORY CIRCUIT
17
Patent #:
Issue Dt:
10/02/2007
Application #:
11341902
Filing Dt:
01/27/2006
Publication #:
Pub Dt:
08/24/2006
Title:
INTEGRATED SEMICONDUCTOR MEMORY WITH AN ARRANGEMENT OF NONVOLATILE MEMORY CELLS, AND METHOD
18
Patent #:
Issue Dt:
05/06/2008
Application #:
11344533
Filing Dt:
02/01/2006
Publication #:
Pub Dt:
09/07/2006
Title:
METHOD FOR FABRICATING A RESISTIVE MEMORY
19
Patent #:
Issue Dt:
03/31/2009
Application #:
11346571
Filing Dt:
02/03/2006
Publication #:
Pub Dt:
08/17/2006
Title:
RESISTIVE MEMORY ELEMENT WITH SHORTENED ERASE TIME
20
Patent #:
Issue Dt:
08/10/2010
Application #:
11377633
Filing Dt:
03/16/2006
Publication #:
Pub Dt:
10/05/2006
Title:
SOLID ELECTROLYTE MEMORY ELEMENT AND METHOD FOR FABRICATING SUCH A MEMORY ELEMENT
21
Patent #:
Issue Dt:
02/02/2010
Application #:
11399744
Filing Dt:
04/07/2006
Publication #:
Pub Dt:
11/16/2006
Title:
MEMORY CELL, MEMORY DEVICE AND METHOD FOR THE PRODUCTION THEREOF
22
Patent #:
Issue Dt:
05/26/2009
Application #:
11411994
Filing Dt:
04/26/2006
Publication #:
Pub Dt:
11/01/2007
Title:
INTEGRATED CIRCUIT INCLUDING RESISTIVITY CHANGING MEMORY CELLS
23
Patent #:
Issue Dt:
02/14/2012
Application #:
11492305
Filing Dt:
07/25/2006
Publication #:
Pub Dt:
01/31/2008
Title:
MEMORY CELLS WITH AN ANODE COMPRISING INTERCALATING MATERIAL AND METAL SPECIES DISPERSED THEREIN
24
Patent #:
Issue Dt:
04/07/2009
Application #:
11497810
Filing Dt:
08/02/2006
Publication #:
Pub Dt:
02/07/2008
Title:
CBRAM CELL AND CBRAM ARRAY, AND METHOD OF OPERATING THEREOF
25
Patent #:
Issue Dt:
02/09/2010
Application #:
11541391
Filing Dt:
09/29/2006
Publication #:
Pub Dt:
04/10/2008
Title:
METHOD FOR FABRICATING A SOLID ELECTROLYTE MEMORY DEVICE AND SOLID ELECTROLYTE MEMORY DEVICE
26
Patent #:
Issue Dt:
07/14/2009
Application #:
11688556
Filing Dt:
03/20/2007
Publication #:
Pub Dt:
09/13/2007
Title:
RESISTIVE MEMORY ARRANGEMENT
27
Patent #:
Issue Dt:
09/18/2012
Application #:
11714091
Filing Dt:
03/05/2007
Publication #:
Pub Dt:
09/11/2008
Title:
METHODS OF MANUFACTURING A SEMICONDUCTOR DEVICE; METHOD OF MANUFACTURING A MEMORY CELL; SEMICONDUCTOR DEVICE; SEMICONDUCTOR PROCESSING DEVICE; INTEGRATED CIRCUIT HAVING A MEMORY CELL
28
Patent #:
Issue Dt:
06/08/2010
Application #:
11735864
Filing Dt:
04/16/2007
Publication #:
Pub Dt:
10/16/2008
Title:
INTEGRATED CIRCUIT, METHOD FOR MANUFACTURING AN INTEGRATED CIRCUIT, MEMORY CELL ARRAY, MEMORY MODULE, AND DEVICE
29
Patent #:
Issue Dt:
06/29/2010
Application #:
11737236
Filing Dt:
04/19/2007
Publication #:
Pub Dt:
10/18/2007
Title:
NOR AND NAND MEMORY ARRANGEMENT OF RESISTIVE MEMORY ELEMENTS
30
Patent #:
NONE
Issue Dt:
Application #:
11746393
Filing Dt:
05/09/2007
Publication #:
Pub Dt:
11/13/2008
Title:
RESISTIVE SWITCHING ELEMENT
31
Patent #:
Issue Dt:
02/15/2011
Application #:
11784206
Filing Dt:
04/05/2007
Publication #:
Pub Dt:
10/09/2008
Title:
METHOD OF MANUFACTURING AN INTEGRATED CIRCUIT, AN INTEGRATED CIRCUIT, AND A MEMORY MODULE
32
Patent #:
Issue Dt:
05/11/2010
Application #:
12026259
Filing Dt:
02/05/2008
Publication #:
Pub Dt:
05/29/2008
Title:
A MEMORY DEVICE INCLUDING ELECTRICAL CIRCUIT CONFIGURED TO PROVIDE REVERSIBLE BIAS ACROSS THE PMC MEMORY CELL TO PERFORM ERASE AND WRITE FUNCTIONS
Assignor
1
Exec Dt:
06/14/2010
Assignee
1
1225 INNSBRUCK DRIVE
SUNNYVALE, CALIFORNIA 94089
Correspondence name and address
FENWICK & WEST LLP
801 CALIFORNIA ST
ATTN MICHAEL W. FARN
MOUNTAIN VIEW, CA 94041

Search Results as of: 06/22/2024 01:08 AM
If you have any comments or questions concerning the data displayed, contact PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified: August 25, 2017 v.2.6
| .HOME | INDEX| SEARCH | eBUSINESS | CONTACT US | PRIVACY STATEMENT