Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 057593/0554 | |
| Pages: | 17 |
| | Recorded: | 09/23/2021 | | |
| Attorney Dkt #: | 12.P010US |
| Conveyance: | CORRECTIVE ASSIGNMENT TO CORRECT THE NAME OF INVENTOR PREVIOUSLY RECORDED AT REEL: 051723 FRAME: 0623. ASSIGNOR(S) HEREBY CONFIRMS THE INVENTORSHIP. |
|
|
Total properties:
1
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/25/2021
|
Application #:
|
16729275
|
Filing Dt:
|
12/27/2019
|
|
Title:
|
LINEAR INPUT AND NON-LINEAR OUTPUT MAJORITY LOGIC GATE
|
|
|
Assignee
|
|
|
|
|
| 180 STEUART STREET |
| #19254 |
| SAN FRANCISCO, CALIFORNIA 94105 |
|
|
Correspondence name and address
|
| |
MUGHAL IP P.C.
|
| |
1500 NW BETHANY BLVD.
|
| |
SUITE 200
|
| |
BEAVERTON, OR 97006
|
Search Results as of:
09/20/2024 11:10 AM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
