Total properties:
21
|
|
Patent #:
|
|
Issue Dt:
|
08/29/2006
|
Application #:
|
10745178
|
Filing Dt:
|
12/22/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
CONDUCTIVE MEMORY ARRAY HAVING PAGE MODE AND BURST MODE WRITE CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
08/22/2006
|
Application #:
|
10745264
|
Filing Dt:
|
12/22/2003
|
Publication #:
|
|
Pub Dt:
|
06/23/2005
| | | | |
Title:
|
CONDUCTIVE MEMORY ARRAY HAVING PAGE MODE AND BURST MODE READ CAPABILITY
|
|
|
Patent #:
|
|
Issue Dt:
|
02/05/2008
|
Application #:
|
11342491
|
Filing Dt:
|
01/30/2006
|
Publication #:
|
|
Pub Dt:
|
07/27/2006
| | | | |
Title:
|
STORAGE CONTROLLER FOR MULTIPLE CONFIGURATIONS OF VERTICAL MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/21/2009
|
Application #:
|
11449105
|
Filing Dt:
|
06/08/2006
|
Publication #:
|
|
Pub Dt:
|
12/13/2007
| | | | |
Title:
|
SERIAL MEMORY INTERFACE
|
|
|
Patent #:
|
|
Issue Dt:
|
11/17/2009
|
Application #:
|
11506385
|
Filing Dt:
|
08/18/2006
|
Publication #:
|
|
Pub Dt:
|
02/21/2008
| | | | |
Title:
|
MEMORY POWER MANAGEMENT
|
|
|
Patent #:
|
|
Issue Dt:
|
05/13/2008
|
Application #:
|
11583676
|
Filing Dt:
|
10/19/2006
|
Publication #:
|
|
Pub Dt:
|
04/24/2008
| | | | |
Title:
|
TWO-CYCLE SENSING IN A TWO-TERMINAL MEMORY ARRAY HAVING LEAKAGE CURRENT
|
|
|
Patent #:
|
|
Issue Dt:
|
07/27/2010
|
Application #:
|
11655599
|
Filing Dt:
|
01/19/2007
|
Publication #:
|
|
Pub Dt:
|
07/24/2008
| | | | |
Title:
|
FAST DATA ACCESS THROUGH PAGE MANIPULATION
|
|
|
Patent #:
|
|
Issue Dt:
|
10/12/2010
|
Application #:
|
11893644
|
Filing Dt:
|
08/16/2007
|
Publication #:
|
|
Pub Dt:
|
02/19/2009
| | | | |
Title:
|
MULTIPLE-TYPE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2012
|
Application #:
|
11897726
|
Filing Dt:
|
08/31/2007
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
Title:
|
MEMORY EMULATION IN AN IMAGE CAPTURE DEVICE
|
|
|
Patent #:
|
|
Issue Dt:
|
08/09/2011
|
Application #:
|
11897909
|
Filing Dt:
|
08/30/2007
|
Publication #:
|
|
Pub Dt:
|
03/05/2009
| | | | |
Title:
|
MEMORY EMULATION IN AN ELECTRONIC ORGANIZER
|
|
|
Patent #:
|
|
Issue Dt:
|
04/24/2012
|
Application #:
|
11974034
|
Filing Dt:
|
10/10/2007
|
Publication #:
|
|
Pub Dt:
|
04/16/2009
| | | | |
Title:
|
MEMORY EMULATION IN A CELLULAR TELEPHONE
|
|
|
Patent #:
|
|
Issue Dt:
|
09/22/2009
|
Application #:
|
11975275
|
Filing Dt:
|
10/17/2007
|
Publication #:
|
|
Pub Dt:
|
04/23/2009
| | | | |
Title:
|
MEMORY EMULATION USING RESISTIVITY-SENSITIVE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
12/15/2009
|
Application #:
|
11999376
|
Filing Dt:
|
12/04/2007
|
Publication #:
|
|
Pub Dt:
|
06/04/2009
| | | | |
Title:
|
PLANAR THIRD DIMENSIONAL MEMORY WITH MULTI-PORT ACCESS
|
|
|
Patent #:
|
|
Issue Dt:
|
09/14/2010
|
Application #:
|
12001335
|
Filing Dt:
|
12/10/2007
|
Publication #:
|
|
Pub Dt:
|
06/11/2009
| | | | |
Title:
|
INTEGRATED CIRCUITS AND METHODS TO COMPENSATE FOR DEFECTIVE MEMORY IN MULTIPLE LAYERS OF MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
10/26/2010
|
Application #:
|
12004192
|
Filing Dt:
|
12/20/2007
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
Title:
|
EMULATION OF A NAND MEMORY SYSTEM
|
|
|
Patent #:
|
|
Issue Dt:
|
09/13/2011
|
Application #:
|
12004292
|
Filing Dt:
|
12/19/2007
|
Publication #:
|
|
Pub Dt:
|
05/08/2008
| | | | |
Title:
|
COMBINED MEMORIES IN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
07/06/2010
|
Application #:
|
12004737
|
Filing Dt:
|
12/21/2007
|
Publication #:
|
|
Pub Dt:
|
06/25/2009
| | | | |
Title:
|
MEDIA PLAYER WITH NON-VOLATILE MEMORY
|
|
|
Patent #:
|
|
Issue Dt:
|
01/19/2010
|
Application #:
|
12006970
|
Filing Dt:
|
01/08/2008
|
Title:
|
BUFFERING SYSTEMS FOR ACCESSING MULTIPLE LAYERS OF MEMORY IN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
02/15/2011
|
Application #:
|
12008212
|
Filing Dt:
|
01/09/2008
|
Publication #:
|
|
Pub Dt:
|
07/09/2009
| | | | |
Title:
|
BUFFERING SYSTEMS METHODS FOR ACCESSING MULTIPLE LAYERS OF MEMORY IN INTEGRATED CIRCUITS
|
|
|
Patent #:
|
|
Issue Dt:
|
05/11/2010
|
Application #:
|
12012641
|
Filing Dt:
|
02/05/2008
|
Publication #:
|
|
Pub Dt:
|
08/06/2009
| | | | |
Title:
|
NON-VOLATILE REGISTER HAVING A MEMORY ELEMENT AND REGISTER LOGIC VERTICALLY CONFIGURED ON A SUBSTRATE
|
|
|
Patent #:
|
|
Issue Dt:
|
10/14/2008
|
Application #:
|
12074448
|
Filing Dt:
|
03/03/2008
|
Publication #:
|
|
Pub Dt:
|
07/03/2008
| | | | |
Title:
|
METHOD FOR TWO-CYCLE SENSING IN A TWO-TERMINAL MEMORY ARRAY HAVING LEAKAGE CURRENT
|
|