Patent Assignment Details
NOTE:Results display only for issued patents and published applications.
For pending or abandoned applications please consult USPTO staff.
|
| Reel/Frame: | 036394/0585 | |
| Pages: | 4 |
| | Recorded: | 08/21/2015 | | |
| Attorney Dkt #: | RA413.C1C2.US +3 |
| Conveyance: | ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). |
|
|
Total properties:
4
|
|
|
|
Patent #:
|
|
Issue Dt:
|
12/23/2014
|
Application #:
|
13730942
|
Filing Dt:
|
12/29/2012
|
|
Publication #:
|
|
Pub Dt:
|
05/30/2013
| | | | |
|
Title:
|
MEMORY SYSTEM WITH ERROR DETECTION AND RETRY MODES OF OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
05/30/2017
|
Application #:
|
14827978
|
Filing Dt:
|
08/17/2015
|
|
Publication #:
|
|
Pub Dt:
|
12/31/2015
| | | | |
|
Title:
|
Memory System With Error Detection And Retry Modes Of Operation
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
03/01/2016
|
Application #:
|
14828013
|
Filing Dt:
|
08/17/2015
|
|
Publication #:
|
|
Pub Dt:
|
12/31/2015
| | | | |
|
Title:
|
MEMORY CHIP WITH ERROR DETECTION AND RETRY MODES OF OPERATION
|
|
|
|
|
Patent #:
|
|
Issue Dt:
|
10/04/2016
|
Application #:
|
14830358
|
Filing Dt:
|
08/19/2015
|
|
Publication #:
|
|
Pub Dt:
|
12/10/2015
| | | | |
|
Title:
|
CONTROLLER DEVICE FOR USE WITH ELECTRICALLY ERASABLE PROGRAMMABLE MEMORY CHIP WITH ERROR DETECTION AND RETRY MODES OF OPERATION
|
|
|
Assignee
|
|
|
|
|
| 1050 ENTERPRISE WAY, SUITE 700 |
| SUNNYVALE, CALIFORNIA 94089 |
|
|
Correspondence name and address
|
| |
TARISA WAIN
|
| |
1050 ENTERPRISE WAY #700
|
| |
SUNNYVALE, CA 94089
|
Search Results as of:
09/25/2024 06:24 PM
If you have any comments or questions concerning the data displayed,
contact
PRD / Assignments at 571-272-3350. v.2.6
Web interface last modified:
August 25, 2017 v.2.6
|
